Abstract
New DRAM technologies such as SDRAMs, RDRAMs, EDRAMs, CDRAMs and others are vying to be the next standard in DRAMs and improve upon bandwidth limit of conventional DRAMs. With proliferation of power-aware systems, banked DRAM architecture has emerged as a promising candidate for reducing power. Prior work on optimizing applications in a banked memory environment has exclusively focused on uncompressed data. While this may be preferable from a performance viewpoint, it is not necessarily the best strategy as far as memory space utilization is considered. This is because compressing data in memory may reduce the number of memory banks it occupies and this, in turn, may enable a better use of low-power operating modes. In this paper, we explore the possibility of compressing infrequently used data for increasing effectiveness of low-power operating modes in banked DRAMs. Our experiments with five highly parallel array-based embedded applications indicate significant savings in memory energy over a technique that exploits low-power modes but does not use data compression/decompression.
This research is partly supported by NSF Career Award #0093082.
Chapter PDF
Similar content being viewed by others
References
Delaluz, V., Kandemir, M., Vijaykrishnan, N., Sivasubramaniam, A., Irwin, M.J.: DRAM Energy Management Using Software and Hardware Directed Power Mode Control. In: Proc. the 7th Int’l Symposium on High Performance Computer Architecture (2001)
Farrahi, A., Tellez, G., Sarrafzadeh, M.: Exploiting Sleep Mode for Memory Partitions and Other Applications. VLSI Design 7(3), 271–287
Kandemir, M., Kolcu, I., Kadayif, I.: Influence of Loop Optimizations on Energy Con- sumption of Multi-Bank Memory Systems. In: Proc. International Conference on Compiler Construction (2002)
Kjelso, M., Gooch, M., Jones, S.: Performance Evaluation of Computer Architectures with Main Memory Data Compression. Journal of Systems Architecture 45, 571–590 (1999)
Lebeck, A., Fan, X., Zeng, H., Ellis, C.S.: Power-Aware Page Allocation. In: Proc. 9th International Conference on Architectural Support for Programming Languages and Op-erating Systems (November 2000)
128/144-MBit Direct RDRAM Data Sheet, Rambus Inc. (May 1999)
Abali, B., et al.: Memory Expansion Technology (MXT): Software support and performance. IBM Journal of Research and Development 45(2) (2001)
Amarasinghe, S.P., Anderson, J.M., Wilson, C.S., Liao, S.-W., Murphy, B.R., French, R.S., Lam, M.S., Hall, M.W.: Multiprocessors from a Software Perspective. IEEE Micro, 52–61 (June 1996)
Benini, L., Bruni, D., Macii, A., Macii, E.: Hardware-Assisted Data Compression for En-ergy Minimization in Systems with Embedded Processors. In: Proc. DATE (2002)
Wolf, M.E., Lam, M.S.: A Data Locality Optimizing Algorithm. In: Proc. the ACM SIGPLAN 1991 Conference on Programming Language Design and Implementation (June 1991)
Mowry, T.: Tolerating Latency in Multiprocessors through Compiler-Inserted Prefetching. ACM Transactions on Computer Systems 16(1), 55–92 (1998)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kandemir, M., Ozturk, O., Irwin, M.J., Kolcu, I. (2004). Using Data Compression to Increase Energy Savings in Multi-bank Memories. In: Danelutto, M., Vanneschi, M., Laforenza, D. (eds) Euro-Par 2004 Parallel Processing. Euro-Par 2004. Lecture Notes in Computer Science, vol 3149. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-27866-5_40
Download citation
DOI: https://doi.org/10.1007/978-3-540-27866-5_40
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22924-7
Online ISBN: 978-3-540-27866-5
eBook Packages: Springer Book Archive