Abstract
Traditional dynamic voltage scaling algorithms periodically monitor CPU utilization and adapt its operating frequency to the upcoming performance requirement for CPU power management. Predicting CPU utilization is usually conducted by estimating upcoming performance requirement. In order for dynamic voltage scaling algorithms to be effective, the prediction accuracy of CPU utilization must be high. This paper proposes a power management algorithm that improves accuracy of predicting future CPU utilization using process state information. Experiments show that the proposed algorithm reduces power consumption by 11%–57% without any performance degradation.
The authors would like to thank the Ministry of Education of Korea for its support toward the Electrical and Computer Engineering Division at POSTECH through its BK21 program. This research was also supported in part by HY-SDR IT Research Center, and in part by grant No. R01-2003-000-10739-0 from the Basic Research Program of the Korea Science and Engineering Foundation.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
COMPAQ: Compaq presario based on amd mobile athlon 4 (2001)
Azevedo, A., Issenin, I.: Profile-based dynamic voltage scheduling using program checkpoints. In: Proceedings of design automation and test in Europe (2002)
Krishna, C.M., Lee, Y.H.: Voltage-clock-scaling adaptive scheduling techniques for low power and real-time systems. In: Proceedings of the sixth IEEE real time technology and applications symposium (2000)
Okuma, T., Ishihara, T., Yasuura, H.: Real-time task scheduling for a variable voltage processor. In: Proceedings of the international symposium on system synthesis (1999)
Flautner, K., Mudge, T.: Vertigo: automatic performance-setting for linux. In: Proceedings of operating systems design and implementation (2002)
Govil, K., Chan, E., Wasserman, H.: Comparing algorithms for dynamic speedsetting of a low-power cpu. In: Proceedings of the first international conference on mobile computing and networking (1995)
Pering, T., Burd, T., Brodersen, R.: The simulation and evaluation of dynamic voltage scaling algorithms. In: Proceedings of international symposium on electronics of lower power and design, pp. 76–81 (1998)
Lu, Y.H., Benini, L.: Power-aware operating systems for interactive systems. IEEE Trans. VLSI 10, 119–134 (2002)
Kuo, B., Golnaraghi, F.: Automatic control systems, 8th edn. John Wiley & Sons, Inc., Chichester (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Mun, KY., Kim, DW., Kim, DH., Park, CI. (2004). dDVS: An Efficient Dynamic Voltage Scaling Algorithm Based on the Differential of CPU Utilization. In: Yew, PC., Xue, J. (eds) Advances in Computer Systems Architecture. ACSAC 2004. Lecture Notes in Computer Science, vol 3189. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30102-8_14
Download citation
DOI: https://doi.org/10.1007/978-3-540-30102-8_14
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-23003-8
Online ISBN: 978-3-540-30102-8
eBook Packages: Springer Book Archive