Abstract
The SoC (System on a Chip) design paradigm becomes a promising way of system integration as the level of design complexity is getting higher. There may be many IP modules to be integrated on a single chip in the modern SoC design. On-chip buses are usually used to interconnect the modules on a chip. Many bus architectures have been proposed for the interconnection of modules on a chip. We propose a two-level on-chip bus system that provides inter-bus transactions with multiplexers rather than with tri-state buffers or MOS switches such as in the segmented bus approaches. Our bus system can maximize the system throughput with concurrent inter-bus transactions as well as intra-bus transactions while preserving the already developed on-chip bus protocols for IP reuse. We present the performance simulation results of our approach with several different configurations compared with the existing segmented bus structures in terms of the total number of bus transactions executed in a given time.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Langen, D., Brinkmann, A., Ruckert, U.: High Level Estimation of the Area and Power Consumption of On-Chip Interconnects. In: Proc. of the 13th Annual IEEE International ASIC/SOC Conference, September 2000, pp. 297–301 (2000)
AMBA 2.0 Specification, http://www.arm.com/products/solutions/AMBA_Spec.html
The CoreConnect Bus Architecture, http://www-3.ibm.com/chips/products/coreconnect/
Wishbone, http://www.opencores.org
Seceleanu, T., Plosila, J., Liljeberg, P.: On-Chip Segmented Bus: A Self-timed approach. In: IEEE ASIC SoC Conference (2002)
Hsieh, C.-T., Pedram, M.: Architectural energy optimization by bus splitting. In: IEEE Tran. CAD, April 2002, vol. 21(4) (2002)
Chen, J.Y., Jone, W.B., Wang, J.S., Lu, H.-I., Chen, T.F.: Segmented bus design for low-power systems. IEEE Tran. VLSI Systems 7(1) (March 1999)
Jhang, K.S., Yi, K., Han, Y.S.: An Efficient Switch Structure for Segmented On- Chip Bus. In: Proc. of Asia-Pacific International Symposium on Information Technology (January 2004)
Yeap, G.: Practical Low Power Digital VLSI Design. Kluwer Academic Publisher, Dordrecht (1998)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Jhang, KS., Yi, K., Hwang, S.Y. (2004). A Two-Level On-Chip Bus System Based on Multiplexers. In: Yew, PC., Xue, J. (eds) Advances in Computer Systems Architecture. ACSAC 2004. Lecture Notes in Computer Science, vol 3189. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30102-8_30
Download citation
DOI: https://doi.org/10.1007/978-3-540-30102-8_30
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-23003-8
Online ISBN: 978-3-540-30102-8
eBook Packages: Springer Book Archive