Skip to main content

DSP Code Generation with Optimized Data Word-Length Selection

  • Conference paper
Software and Compilers for Embedded Systems (SCOPES 2004)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3199))

Included in the following conference series:

Abstract

Digital signal processing applications are implemented in embedded systems with fixed-point arithmetic to minimize the cost and the power consumption. To reduce the application time-to-market,methodologies for automatically determining the fixed-point specification are required. In this paper, a new methodology for optimizing the fixed-point specification in the case of software implementation is described. Especially, the technique proposed to select the data word-length under a computation accuracy constraint is detailed. Indeed, the latest DSP generation allows to manipulate a wide range of data types through sub-word parallelism and multiple-precision instructions. In comparison with the existing methodologies, the DSP architecture is completely taken into account to optimize the execution time under accuracy constraint. Moreover, the computation accuracy evaluation is based on an analytical approach which allows to minimize the optimization time of the fixed-point specification. The experimental results underline the efficiency of our approach.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 3DSP. SP-5 Fixed-point Signal Processor Core. 3DSP Corporation (July 1999)

    Google Scholar 

  2. Analog Device. TigerSHARC Hardware Specification. Analog Device (December 1999)

    Google Scholar 

  3. CEVA. CEVA-X1620 Datasheet. CEVA (2004)

    Google Scholar 

  4. Charot, F., Messe, V.: A Flexible Code Generation Framework for the Design of Application Specific Programmable Processors. In: 7th international workshop on Hardware/Software Codesign, CODES 1999, Rome, Italy (May 1999)

    Google Scholar 

  5. Coors, M., Keding, H., Luthje, O., Meyr, H.: Fast Bit-True Simulation. In: Design Automation Conference 2001 (DAC 2001), Las Vegas, US (June 2001)

    Google Scholar 

  6. Esftathiou, D., Fridman, J., Zvonar, Z.: Recent developpements in enabling technologies for the software-defined radio. IEEE Communication Magazine, 112–117 (August 1999)

    Google Scholar 

  7. Ghazal, N., Newton, R., Rabaey, J.: Predicting performance potential of modern dsps. In: DAC 2000 (2000)

    Google Scholar 

  8. Grötker, T., Multhaup, E., Mauss, O.: Evaluation of HW/SW Tradeoffs Using Behavioral Synthesis. In: 7th International Conference on Signal Processing Applications and Technology (ICSPAT 1996), Boston (October 1996)

    Google Scholar 

  9. Kearfott, R.: Interval Computations: Introduction, Uses, and Resources. Euromath Bulletin 2(1), 95–112 (1996)

    MathSciNet  Google Scholar 

  10. Keding, H., Hurtgen, F., Willems, M., Coors, M.: Transformation of Floating- Point into Fixed-Point Algorithms by Interpolation Applying a Statistical Approach. In: 9th International Conference on Signal Processing Applications and Technology, ICSPAT 1998 (1998)

    Google Scholar 

  11. Keding, H., Willems, M., Coors, M., Meyr, H.: FRIDGE: A Fixed-Point Design And Simulation Environment. In: Design, Automation and Test in Europe 1998, DATE 1998 (1998)

    Google Scholar 

  12. Kim, S., Kum, K., Wonyong, S.: Fixed-Point Optimization Utility for C and C++ Based Digital Signal Processing Programs. IEEE Transactions on Circuits and Systems II 45(11) (November 1998)

    Google Scholar 

  13. Kum, K., Kang, J., Sung, W.: AUTOSCALER for C: An optimizing floatingpoint to integer C program converter for fixed-point digital signal processors. IEEE Transactions on Circuits and Systems II - Analog and Digital Signal Processing 47, 840–848 (2000)

    Article  Google Scholar 

  14. Lapsley, P., Bier, J., Shoham, A., Lee, E.A.: DSP Processor Fundamentals: Architectures and Features. Berkeley Design Technology, Inc., Fremont, CA (1996)

    Google Scholar 

  15. Menard, D., Chillet, D., Charot, F., Sentieys, O.: Automatic Floating-point to Fixed-point Conversion for DSP Code Generation. In: International Conference on Compilers, Architectures and Synthesis for Embedded Systems 2002 (CASES 2002), Grenoble (October 2002)

    Google Scholar 

  16. Menard, D., Guitton, M., Pillement, S., Sentieys, O.: Design and Implementation of WCDMA Platforms: Challenges and Trade-offs. In: International Signal Processing Conference (ISPC 2003) (April 2003)

    Google Scholar 

  17. Menard, D., Quemerais, P., Sentieys, O.: Influence of fixed-point DSP architecture on computation accuracy. In: XI European Signal Processing Conference (EUSIPCO 2002), Toulouse (September 2002)

    Google Scholar 

  18. Menard, D., Sentieys, O.: Automatic Evaluation of the Accuracy of Fixed-point Algorithms. In: Design, Automation and Test in Europe 2002 (DATE 2002), Paris (March 2002)

    Google Scholar 

  19. Ojanper, T., Prasad, R.: WCDMA: Towards IP mobility and mobile internet. Artech House Universal Personal Communications Series (2002)

    Google Scholar 

  20. Ovadia, B., Wertheizer, G.: PalmDSPCore - Dual MAC and Parallel Modular Architecture. In: 10th International Conference on Signal Processing Applications and Technology (ICSPAT 1999), November 1999, Miller Freeman Inc., Orlando (1999)

    Google Scholar 

  21. Parks, T., Burrus, C.: Digital Filter Design. John Wiley and Sons Inc., Chichester (1987)

    MATH  Google Scholar 

  22. Pegatoquet, A., Gresset, E., Auguin, M., Bianco, L.: Rapid Development of Optimized DSP Code from a High Level Description through Software Estimations. In: DAC 1999 (1999)

    Google Scholar 

  23. Texas Instruments. TMS320C64x Technical Overview. Texas Instruments (February 2000)

    Google Scholar 

  24. Wichman, S., Goel, N.: The Second Generation ZSP DSP (2002)

    Google Scholar 

  25. Willems, M., Bursgens, V., Keding, H., Meyr, H.: System Level Fixed-Point Design Based On An Interpolative Approach. In: Design Automation Conference 1997 (DAC 1997) (June 1997)

    Google Scholar 

  26. Willems, M., Bursgens, V., Meyr, H.: FRIDGE: Floating-Point Programming of Fixed-Point Digital Signal Processors. In: 8th International Conference on Signal Processing Applications and Technology, ICSPAT 1997 (1997)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Menard, D., Sentieys, O. (2004). DSP Code Generation with Optimized Data Word-Length Selection. In: Schepers, H. (eds) Software and Compilers for Embedded Systems. SCOPES 2004. Lecture Notes in Computer Science, vol 3199. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30113-4_16

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30113-4_16

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-23035-9

  • Online ISBN: 978-3-540-30113-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics