Abstract
Application Specific Instruction Processors (ASIPs) are increasingly becoming popular in the world of customized, application-driven System-on-Chip (SoC) designs. Efficient ASIP design requires an iterative architecture exploration loop-gradual refinement of processor architecture starting from an initial template. To accomplish this task, design automation tools are used to detect bottlenecks in embedded applications, to implement application-specific instructions and to automatically generate the required software tools (such as instruction set simulator, C-compiler, assembler, profiler etc.) as well as to synthesize the hardware. This paper describes an architecture exploration loop for an ASIP coprocessor which implements common encryption functionality used in symmetric block cipher algorithms for IPsec. The coprocessor is accessed via shared memory and as a consequence, our approach is easily adaptable to arbitrary processor architectures. In the case study, we used Blowfish as encryption algorithm and a MIPS architecture as main processor.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
ACE – Associated Computer Experts bv. The COSY Compiler Development System, http://www.ace.nl
Cheung, O.Y.H., Tsoi, K.H., Leong, P.H.W., Leong, M.P.: Tradeoffs in Parallel and Serial Implementations of the International Data Encryption Standard (IDEA). In: Koç, Ç.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol. 2162, Springer, Heidelberg (2001)
Chodowiec, P., Khuon, P., Gaj, K.: Fast Implementations of Secret-Key Block Ciphers Using Mixed Inner- and Outer-Round Pipelining. In: FPGA (2001)
CoWare Inc., http://www.coware.com
Draves, R., Zill, B., Mankin, A.: Implementing IPv6 for Windows NT. In: Windows NT Symposium Seattle (Auguat 1998)
Fauth, A., Van Praet, J., Freericks, M.: Describing Instruction Set Processors Using nML. In: Proc. of the European Design and Test Conference (ED & TC) (March 1995)
Halambi, A., Grun, P., Ganesh, V., Khare, A., Dutt, N., Nicolau, A.: EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability. In: Proc. of the Conference on Design (March 1999)
Hoffmann, A., Meyr, H., Leupers, R.: Architecture Exploration for Embedded Processors With Lisa, January 2003. Kluwer Academic Publishers, Dordrecht (2003) ISBN 1-4020-7338-0
Lanner, D., Van Praet, J., Kifli, A., Schoofs, K., Geurts, W., Thoen, F., Goossens, G.: Chess: Retargetable Code Generation for Embedded DSP Processors. In: Marwedel, P., Goosens, G. (eds.) Code Generation for Embedded Processors, Kluwer Academic Publishers, Dordrecht (1995)
Mencer, O., Morf, M., Flynn, M.: Hardware Software Tridesign of Encryption for Mobile Communication Units. In: ASSP (1998)
Leong, M., Cheung, O., Tsoi, K., Leong, P.: A Bit-Serial Implementation of the International Data Encryption Algorithm (IDEA). In: IEEE Symposium on Field-Programmable Custom Computing Machhines (2000)
Nohl, A., Braun, G., Schliebusch, O., Leupers, R., Meyr, H.: A Universal Technique for Fast and Flexible Instruction-Set Architecture Simulation. In: Proc. of the Design Automation Conference (DAC) (June 2002)
Hohenauer, M., Scharwaechter, H., Karuri, K., Wahlen, O., Kogel, T., Leupers, R., Ascheid, G., Meyr, H.: A Methodology and Tool Suite for C Compiler Generation from ADL Models. In: Proc. of the Conference on Design, Automation & Test in Europe (DATE) (March 2004)
Schliebusch, O., Steinert, M., Braun, G., Nohl, A., Leupers, R., Ascheid, G., Meyr, H.: RTL Processor Synthesis for Architecture Exploration and Implementation. In: Proc. of the Conference on Design (March 2004)
Schneier, B., Kelsey, J., Whiting, D., Wagner, D., Hall, C.: Twofish: A 128-Bit Block Cipher (June 1998)
Schneier, B.: Applied Cryptography, June 1996. Addison-Wesley Publishing Company, Boston (1996) ISBN 0-471-11709-9
Kobayashi, S., Takeuchi, Y., Kitajima, A., Imai, M.: Compiler Generation in PEASIII: an ASIP Development System. In: Workshop on Software and Compilers for Embedded Processors, SCOPES (2001)
Target Compiler Technologies. CHESS/CHECKERS, http://www.retarget.com
Grötker, T., Liao, S., Martin, G., Swan, S.: System Design with SystemC. Kluwer Academic Publishers, Dordrecht (2002)
Rajesh, V., Moona, R.: Processor Modeling for Hardware Software Codesign. In: Int. Conf. on VLSI Design (January 1999)
Wieferink, A., Kogel, T., Leupers, R., Ascheid, G., Meyr, H.: A System Level Processor/ Communication Co-Exploration Methodology for Multi-Processor Systemon-Chip Platforms. In: Proc. of the Conference on Design, Automation & Test in Europe (DATE) (March 2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Scharwaechter, H. et al. (2004). ASIP Architecture Exploration for Efficient Ipsec Encryption: A Case Study. In: Schepers, H. (eds) Software and Compilers for Embedded Systems. SCOPES 2004. Lecture Notes in Computer Science, vol 3199. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30113-4_4
Download citation
DOI: https://doi.org/10.1007/978-3-540-30113-4_4
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-23035-9
Online ISBN: 978-3-540-30113-4
eBook Packages: Springer Book Archive