Abstract
The paper presents a hybrid architecture for digital polar-to-Cartesian (i.e. phase-to-I/Q) designs. The hybrid LUT/CORDIC architecture allows design partitioning between logic and storage based FPGA resources. FPGA resource utilization, timing and power consumption as well as accuracy of calculated results may be optimised consistently in comparison to conventional pure CORDIC algorithm implementations.
This work was supported by the German Federal Ministry of Education and Research under contract FKZ17 103 03.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Volder, J.E.: The CORDIC computing technique. In: Proc. of the Western Joint Computer Conference, pp. 257–261 (1959)
Walther, J.S.: A unified algorithm for elementary functions. In: Proc. of the Spring Joint Computer Conference, pp. 379–385 (1971)
Dachroth, M., Hoppe, B., Meuth, H., Steiger, U.H.: High-speed architecture and hardware implementation of a 16-bit 100-MHz numerically controlled oscillator. In: Proc. of the ESSCIRC, Den Haag, Holland, pp. 456–459 (1998)
Janiszewski, I., Hoppe, B., Meuth, H.: VHDL-based design and design methodology for reusable high performance direct digital frequency synthesizers. In: Proc. of the 38th Design Automation Conference (DAC), Las Vegas, NW, USA, pp. 573–578 (2001)
Janiszewski, I., Hoppe, B., Meuth, H.: Numerically controlled oscillators with hybrid function generators. IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control 49, 995–1004 (2002)
Andraka, R.: A survey of CORDIC algorithms for FPGA based computers. In: Proceedings of the ACM/SIGDA Sixth International Symposium on Field Programmable Gate Arrays (FPGA 1998), pp. 191–200. ACM Press, New York (1998)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Janiszewski, I., Meuth, H., Hoppe, B. (2004). FPGA-Efficient Hybrid LUT/CORDIC Architecture. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_102
Download citation
DOI: https://doi.org/10.1007/978-3-540-30117-2_102
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22989-6
Online ISBN: 978-3-540-30117-2
eBook Packages: Springer Book Archive