Skip to main content

Minimum Sum of Absolute Differences Implementation in a Single FPGA Device

  • Conference paper
Field Programmable Logic and Application (FPL 2004)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3203))

Included in the following conference series:

Abstract

Most of Block based motion estimation algorithms are based on computing the sum of absolute differences (SAD) between candidate and reference block. In this paper a FPGA design for fast computing of the minimum SAD is proposed. Thanks to the use of the on–line arithmetic (OLA) two goal are achieved: it is possible to implement a full 16 × 16 macroblock SAD in a single FPGA device and it permits us to speed up the computation by early truncation of the SAD calculation. Reconfigurable devices allows us to change 8 × 8 or 16 × 16 pixels per block models. Comparison with other related works are provided.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 74.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Wong, S., Vassiliadis, S., Cotofana, S.: A Sum of Absolute Differences Implementation in FPGA Hardware. In: 28th Euromicro Conference, pp. 183–188 (2002)

    Google Scholar 

  2. Wong, S., Stougie, B., Cotofana, S.: Alternatives in FPGA-based SAD Implementations. In: Proc. IEEE International Conf. on Field-Programmable Technology, pp. 449–452 (2002)

    Google Scholar 

  3. Su, C., Jen, C.: Motion estimation using MSD-first processing. IEE Proc. Circuits Devices System 150(2), 124–133 (2003)

    Article  Google Scholar 

  4. Ercegovac, M., Lang, T.: On-Line Arithmetic for DSP Applications. In: 32nd Midwest Symposium on Circuits and Systems, pp. 365–368 (1989)

    Google Scholar 

  5. Hormigo, J., Olivares, J., Villalba, J., Benavides, I.: New on-line Comparator with no on-line delay. In: 8th World Multiconference on Systemics (2004) (acepted)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Olivares, J., Hormigo, J., Villalba, J., Benavides, I. (2004). Minimum Sum of Absolute Differences Implementation in a Single FPGA Device. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_112

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30117-2_112

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-22989-6

  • Online ISBN: 978-3-540-30117-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics