Skip to main content

High Throughput Serpent Encryption Implementation

  • Conference paper
Book cover Field Programmable Logic and Application (FPL 2004)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3203))

Included in the following conference series:

Abstract

Very high speed and small area hardware architectures of the Serpent encryption algorithm are presented in this paper. The Serpent algorithm was a submission to the National Institute of Technology (NIST) as a proposal for the Advanced Encryption Standard (FIPS-197). Although it was not finally selected, Serpent was considered very secure and with a high potential in hardware implementations. Among others, a fully pipelined Serpent architecture is described in this paper and when implemented in a Virtex-II X2C2000-6 FPGA device, it runs at a throughput of 40 Gbps.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 74.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. US NIST: (Advanced Encryption Standard), http://csrc.nist.gov/encryption/aes

  2. IST-1999-12324: (New European Schemes for Signatures, Integrity, and Encryption), http://www.cryptonessie.org/

  3. Matsui, M.: New Block Encryption Algorithm MISTY. LNCS, pp. 54–68 (1997)

    Google Scholar 

  4. Aoki, K., Ichikawa, T., Kanda, M., Matsui, M., Moriai, S., Nakajima, J., Tokita, T.: Camellia: A 128-Bit Block Cipher Suitable for Multiple Platforms - Design and Analysis. In: Selected Areas in Cryptography, pp. 39–56 (2000)

    Google Scholar 

  5. Handschuh, H., Naccache, D.: SHACAL. 1st NESSIE Workshop (2000), https://www.cosic.esat.kuleuven.ac.be/nessie/workshop/

  6. (Burwick, C., Coppersmith, D., D’Avignon, E., Gennaro, R., Halevi, S., Jutla, C., Jr., S.M.M., O’Connor, L., Peyravian, M., Safford, D., Zunicof, N.)

    Google Scholar 

  7. Rivest, R., Robshaw, M., Sidney, R., Yin, Y.L.: The RC6TM Block Cipher (1998), http://www.rsasecurity.com/rsalabs/rc6/

  8. Daemen, J., Rijmen, V.: (Aes proposal: Rijndael), http://www.esat.kuleuven.ac.be/~rijmen/rijndael/

  9. Anderson, R., Biham, E., Knudsen, L.: (Serpent: A Proposal for the Advanced Encryption Standard), http://www.ftp.cl.cam.ac.uk/ftp/users/rja14/serpent.pdf

  10. Schneier, B., Kelsey, J., Whiting, D., Wagner, D., Hall, C., Ferguson, N.: (Twofish: A 128-Bit Block Cipher), http://www.schneier.com/paper-twofish-paper.pdf

  11. George, M.: The Virtex-II DCM Digital Clock Manager. Xcell Journal Online 7/1/01 (2001), http://www.xilinx.com/publications/products/v2/v2dcm.htm

  12. McLoone, M., McCanny, J.: Very High Speed 17 Gbps SHACAL Encryption Architecture. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 111–120. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  13. Leong, M., Cheung, O., Tsoi, K., Leong, P.: A Bit-Serial Implementation of the International Data Encryption Algorithm IDEA. In: IEEE Symposium on FCCMs (2000)

    Google Scholar 

  14. Standaert, F., Rouvroy, G.: Efficient FPGA Implementation of Block Ciphers Khazad and MISTY1. In: 3rd NESSIE Workshop (2002), http://www.di.ens.fr/~wwwgrecc/NESSIE3/

  15. Ichikawa, T., Sorimachi, T., Kasuya, T., Matsui, M.: On the criteria of hardware evaluation of block ciphers(1). Technical report, IEICE, ISEC2001-53 (2001)

    Google Scholar 

  16. Beuchat, J.: High Throughput Implementations of the RC6 Block Cipher Using Virtex-E and Virtex-II Devices. Technical report, INRIA Research Report (2002), http://www.ens-lyon.fr/~jlbeucha/publications.html

  17. Rouvroy, G., Standaert, F.X., Quisquater, J.J., Legat, J.D.: Efficient Uses of FPGAs for Implementations of DES and Its Experimental Linear Cryptanalysis. IEEE Transactions on Computers 52, 473–482 (2003)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Lázaro, J., Astarloa, A., Arias, J., Bidarte, U., Cuadrado, C. (2004). High Throughput Serpent Encryption Implementation. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_114

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30117-2_114

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-22989-6

  • Online ISBN: 978-3-540-30117-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics