Skip to main content

Scalable Application-Dependent Network on Chip Adaptivity for Dynamical Reconfigurable Real-Time Systems

  • Conference paper
Field Programmable Logic and Application (FPL 2004)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3203))

Included in the following conference series:

Abstract

Current trends show that in future it will be essential that various kinds of applications are running on one chip. These require an efficient and flexible network on chip which is able to adapt to the demands of supported modules. This makes it necessary to think about what kind of network on chip will meet these requirements. This paper describes an approach for a reconfigurable network on chip which allows adapting the performance and topology at run-time to the demand of the application running on Xilinx FPGA.

This research work is sponsored by the German special research program “Reconfigurable Computing Systems” – SPP 1148 from the Deutsche Forschungsgemeinschaft DFG

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 74.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. http://www.xilinx.com

  2. Two Flows for Partial Reconfiguration: Module Based or Difference Based, Xilinx XAPP290, November 25 (2003)

    Google Scholar 

  3. Ullmann, M., Grimm, B., Huebner, M., Becker, J.: An FPGA Run-Time System for Dynamical On-Demand Reconfiguration. In: RAW 2004, Santa Fé, USA (2004)

    Google Scholar 

  4. Huebner, M., Ullmann, M., Weissel, F., Becker, J.: Real-time Configuration Code Decompression for Dynamic FPGA Self-Reconfiguration. In: RAW 2004, Santa Fé, USA (2004)

    Google Scholar 

  5. http://www.flexray.de/

  6. Blodget, B., McMillan, S.: A lightweight approach for embedded reconfiguration of FPGAs. In: Date 2003, Munich Germany (2003)

    Google Scholar 

  7. Palma, J.C., Vieira de Melo, A., Moraes, F.G., Calazans, N.: Core Communication Interface for FPGAs. In: Proceedings of 15th Symposium on Integrated Circuits and Systems Design (SBCCI), Porto Alegre BRAZIL, pp. 183–188 (2002)

    Google Scholar 

  8. Benini, L., De Micheli, G.: Networks on Chip: A New Paradigm for Systems on Chip Design. In: Date 2002, Paris France, March 3-7 (2002)

    Google Scholar 

  9. Worm, F., Ienne, P., Thiran, P., De Micheli, G.: An Adaptive Low Power Transmission Scheme for On-chip Networks. In: ISSS 2002, Kyoto Japan (October 2002)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Huebner, M., Ullmann, M., Braun, L., Klausmann, A., Becker, J. (2004). Scalable Application-Dependent Network on Chip Adaptivity for Dynamical Reconfigurable Real-Time Systems. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_122

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30117-2_122

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-22989-6

  • Online ISBN: 978-3-540-30117-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics