Abstract
This paper addresses the problem of Test Effectiveness (TE) evaluation of digital circuits implemented in FPGAs. A Hardware Fault Simulation (HFS) technique, particularly useful for evaluating the effectiveness of built-in self-test (BIST) is detailed. This HFS, efficiently, injects and un-injects faults using small partial reconfiguration files and ascertain (or not) the BIST to be used in the FPGA circuits. Different fault models are compared regarding their efficiency and complexity. The methodology is fully automated for Xilinx Spartan and Virtex FPGAs. Results, using a Digilab2 board, ISCAS’85 and 89 benchmarks, show that our methodology can be accurate and orders of magnitude faster than software fault simulation even with more demanding fault models.
This work has been partially funded by FCT (Portugal), POCTI/ESE41788/2001
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Bushnel, M.L., Agrawal, V.D.: Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits. Kluwer Academic Pubs., Dordrecht (2000)
Stroud, C.E.: A Designer’s Guide to Built-In Self Test. Kluwer Academic Pubs., Dordrecht (2002) ISBN 1-4020-7050-0
Emmert, J., Baumgart, S., Kataria, P., Taylor, A., Stroud, C., Abramovici, M.: On-Line Fault Tolerance for FPGA Interconnect with Roving STARs. In: IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, DFT 2001 (October 2001)
Gericota, M.G., Alves, G.R., Silva, M.L., Ferreira, J.M.: On-line Defragmentation for Run-Time Partially Reconfigurable FPGAs. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 302–311. Springer, Heidelberg (2002)
Niermann, T.M., Cheng, W.T., Patel, J.H.: PROFS: A fast, memory-efficient sequential circuit fault simulator. IEEE Trans. Computer-Aided Design, 198–207 (1992)
Rudnick, E.M., Patel, J.H.: Overcoming the Serial Logic Simulation Bottleneck in Parallel Fault Simulation. In: Proc. of the IEEE International Test Conference (ITC), pp. 495–501 (1997)
Gonçalves, F.M., Santos, M.B., Teixeira, I.C., Teixeira, J.P.: Design and Test of Certifiable ASICs for Safety-critical Gas Burners Control. In: Proc. of the 7th. IEEE Int. On-Line Testing Workshop (IOLTW), July 2001, pp. 197–201 (2001)
Parreira, A., Teixeira, J.P., Santos, M.B.: A Novel Approach to FPGA-based Hardware Fault Modeling and Simulation. In: Proc. of the Design and Diagnostics of Electronic Circuits and Systems Workshop (DDECS), April 2003, pp. 17–24 (2003)
Wieler, R.W., Zhang, Z., McLeod, R.D.: Simulating static and dynamic faults in BIST structures with a FPGA based emulator. In: Proc. of IEEE Int. Workshop of Field- Programmable Logic and Application, pp. 240–250 (1994)
Cheng, K., Huang, S., Dai, W.: Fault Emulation: A New Methodology for Fault Grading. IEEE Trans. On Computer-Aided Design of Integrated Circuits and Systems 18(10), 1487–1495 (1999)
Hwang, S.-A., Hong, J.-H., Wu, C.-W.: Sequential Circuit Fault Simulation Using Logic Emulation. IEEE Transations on Computer-Aided Design of Integrated Circuits and Systems 17(8), 724–736 (1998)
Civera, P., Macchiarulo, L., Rebaudengo, M., Reorda, M., Violante, M.: An FPGA-based approach for speeding-up Fault Injection campaigns on safety-critical circuits. IEEE Journal of Electronic Testing Theory and Applications 18(3), 261–271 (2002)
Santos, M.B., Braga, J., Teixeira, I.M., Teixeira, J.P.: Dynamic Fault Injection Optimization for FPGA-Based Hardware Fault Simulation. In: Proc. of the Design and Diagnostics of Electronic Circuits and Systems Workshop (DDECS), April 2002, pp. 370–373 (2002)
Abramovici, M., Menon, P.: Fault Simulation on Reconfigurable Hardware. In: IEEE Symposium on FPGAs for Custom Computing Machines, pp. 182–190 (1997)
Abramovici, M., Menon, P.R., Miller, D.T.: Critical Path Tracing: An Alternative to Fault Simulation. In: IEEE Design Automation Conference, pp. 468–474 (1984)
Burgun, L., Reblewski, F., Fenelon, G., Barbier, J., Lepape, O.: Serial fault simulation. In: Proc. Design Auomation Conference, pp. 801–806 (1996)
Antoni, L., Leveugle, R., Fehér, B.: Using Run-Time Reconfiguration for Fault Injection in Hardware Prototypes. In: IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, October 2000, pp. 405–413 (2000)
Antoni, L., Leveugle, R., Fehér, B.: Using Run-Time Reconfiguration for Fault Injection Applications. In: IEEE Instrumentation and Measurement Technology Conference, May 2001, vol. 3, pp. 1773–1777 (2001)
Antoni, L., Leveugle, R., Fehér, B.: Using Run-Time Reconfiguration for Fault Injection in Hardware Prototypes. In: IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 245–253 (2002)
Guccione, S., Levi, D., Sundararajan, P.: Jbits: A Java-based Interface for Reconfigurable Computing. In: Proc. of the 2nd Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD), p. 27 (1999)
Lechner, E., Guccione, S.: The Java Environment for Reconfigurable Computing. In: Glesner, M., Luk, W. (eds.) FPL 1997. LNCS, vol. 1304, pp. 284–293. Springer, Heidelberg (1997)
Sundararajan, P., Guccione, S., Levi, D.: XHWIF: A portable hardware interface for reconfigurable computing. In: Proc. of Reconfigurable Technology: FPGAs and Reconfigurable Processors for Computing and Communications, SPIE, August 2001, vol. 4525, pp. 97–102 (2001)
Parreira, A., Teixeira, J.P., Santos, M.: Built-In Self-Test Preparation in FPGAs. In: The Proc. of the Design and Diagnostics of Electronic Circuits and Systems Workshop (DDECS) (April 2004)
Xilinx Inc., Virtex-E 1.8V Field Programmable Gate Arrays, Xilinx DS022 (2001)
Xilinx Inc., Virtex Series Configuration Architecture User Guide, Application Note: Virtex Series, XAPP151 (v1.5), September 27 (2000)
Brglez, F., Bryan, D., Kominski, K.: Combinational Profiles of Sequential Benchmark Circuits. In: Proc. Int. Symp. on Circuits and Systems (ISCAS), pp. 1229–1234 (1989)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Parreira, A., Teixeira, J.P., Santos, M.B. (2004). FPGAs BIST Evaluation . In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_35
Download citation
DOI: https://doi.org/10.1007/978-3-540-30117-2_35
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22989-6
Online ISBN: 978-3-540-30117-2
eBook Packages: Springer Book Archive