Abstract
High level modeling tools make it possible to synthesize a high performance FPGA design directly from a Simulink model. Accurate estimates of the FPGA resources required provides the system designer important feedback on area and cost, which is valuable even during early design iterations. Previous approaches to hardware resource estimation suffer a combination of inaccuracy, slowness, and/or high complexity, which limits their practicality at the algorithm definition stage. We address these restrictions with a fast resource estimation tool incorporated in the Xilinx System Generator. Implemented using MATLAB code, the estimator run time is proportional to the Simulink compilation time, and typically takes from seconds to minutes depending upon the size of the Simulink model. Estimates are conservative, and accurate to within 10% of the post-mapping implementation report. In this paper, we explain how block resource information is characterized in a MATLAB function. This characterization also estimates logic that will be trimmed during synthesis and mapping. Finally, we describe how these estimation functions are integrated within Simulink in a user-friendly and automated infrastructure. This approach has been incorporated in System Generator since version 3.1.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Davis, W.R., et al.: A design environment for high-throughput low-power dedicated signal processing systems. IEEE Journal of Solid State Circuits 37(3), 420–431 (2002)
Chen, C., et al.: Rapid Design and analysis of communication systems using the BEE hardware emulation environment. RSP (2003)
Nayak, A., Haldar, M., Choudhary, A., Banerjee, P.: Accurate Area and Delay Estimators for FPGAs. In: Proc. Design Automation and Test in Europe, Paris, France (March 2002)
Xilinx System Generator, Xilinx, Inc., [online]. Available: http://www.xilinx.com Once there, search on “System Generator” and “System Generator Resource Estimation” for related information
Shi, C., Brodersen, R.W.: Automated fixed-point data-type optimization tool for DSP and communication systems. In: Design Automation Conf. (June 2004)
Shi, C., Brodersen, R.W.: An automated floating-point to fixed-point conversion methodology. In: Proc. IEEE Int. Conf. on Acoust. Speech, and Signal Processing, Hong Kong, China, vol. 2, pp. 529–532 (April 2003)
Hwang, J., Milne, B., Shirazi, N., Stroomer, J.: System Level Tools for DSP in FPGAs. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, pp. 534–543. Springer, Heidelberg (2001)
Matlab and Simulink, Mathworks, Inc., [online]. Available: http://www.mathworks.com
Xilinx, Inc., Virtex-II Pro: Platform FPGA Handbook (October 2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Shi, C., Hwang, J., McMillan, S., Root, A., Singh, V. (2004). A System Level Resource Estimation Tool for FPGAs. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_44
Download citation
DOI: https://doi.org/10.1007/978-3-540-30117-2_44
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22989-6
Online ISBN: 978-3-540-30117-2
eBook Packages: Springer Book Archive