Skip to main content

HW/SW Co-design by Automatic Embedding of Complex IP Cores

  • Conference paper
Field Programmable Logic and Application (FPL 2004)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3203))

Included in the following conference series:

  • 1187 Accesses

Abstract

Complex SoC and platform-based designs require integration of configurable IP cores from multiple sources. Even automatic compilation flows from a high-level description to HW/SW systems can benefit from having access to reusable sophisticated hand-optimized IP blocks. This is especially the case in the domain of reconfigurable computers, which offer core integration directly into the custom datapath. This work proposes the Parametric C Interface For IP Cores (PaCIFIC) to allow the automatic embedding of complex IP cores in a high-level language such as C. PaCIFIC provides for formal description of IP behavior and interface characteristics as well as an idiomatic programming style natural for SW developers.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 74.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Grun, P., Halambi, A., Khare, A., Ganesh, V., Dutt, N., Nicolau, A.: EXPRESSION: An ADL for System Level Design Exploration. Technical Report, University of California, Irvine, USA (1998)

    Google Scholar 

  2. Tomiyama, H., Grun, P., Halambi, A., Dutt, N., Nicolau, A.: Architecture Description Languages for Systems-on-Chip Design. In: 6th Asia Pacific Conference on Chip Design Language, Fukuoka, Japan (1999)

    Google Scholar 

  3. Doucet, F., Otsuka, M., Shukla, S., Gupta, R.: An Environment for Dynamic Component Composition for Efficient Co-Design. In: Proc. Design Automation and Test in Europe (2002)

    Google Scholar 

  4. Kasprzyk, N., Koch, A., Golze, U., Rock, M.: An Improved Intermediate Representation for Datapath Generation. In: International Conference on Engineering of Reconfigurable Systems and Algorithms, Las Vegas, USA (2003)

    Google Scholar 

  5. Kasprzyk, N., Koch, A.: Advances in Compiler Construction for Adaptive Computers. In: International Conference on Parallel and Distributed Processing Techniques and Applications, Las Vegas, USA (2001)

    Google Scholar 

  6. Koch, A.: FLAME: A Flexible API for Module-based Environments – User’s Guide and Manual. TU Braunschweig (E.I.S.), Braunschweig, Germany (2003)

    Google Scholar 

  7. Thronicke, W.: Konzept und Realisierung einer allgemeinen Parametrisierungsstrategie von Systemmodellen unter besonderer Berücksichtigung der Wiederverwendbarkeit. PhD thesis, University Paderborn, Germany (2000)

    Google Scholar 

  8. Zeller, A.: Configuration Management withVersion Sets. PhD thesis, TU Braunschweig, Germany (1997), http://www.infosun.fmi.uni-passau.de/st/papers/zeller-phd/

  9. Lange, H., Radetzki, M.: IP Configuration Management with Abstract Parameterizations. In: Proc. International Workshop on IP Based SoC Design, Grenoble, France (2002)

    Google Scholar 

  10. CoWare Inc. N2C Scenario Library (2001)

    Google Scholar 

  11. Celoxica Ltd. Handel-C Language Reference Manual (2001)

    Google Scholar 

  12. Lange, H.: PaCIFIC. Technical Report, TU Braunschweig (E.I.S.), Germany (2003)

    Google Scholar 

  13. Hoare, T.: Communicating Sequential Processes. Prentice Hall International Series in Computer Science (1985)

    Google Scholar 

  14. Xilinx Inc. High-Performance 16-Point Complex FFT/IFFT V1.0 Product Specification, http://www.xilinx.com

  15. Koch, A.: A Comprehensive Prototyping Platform for Hardware-Software Codesign. In: Workshop on Rapid Systems Prototyping, Paris, France (2000)

    Google Scholar 

  16. Carloni, L., McMillan, K., Saldanha, A., Sangiovanni-Vincentelli, A.: A methodology for correct-by-construction latency insensitive design. In: International Conference on Computer- Aided Design, San Jose, USA (1999)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Lange, H., Koch, A. (2004). HW/SW Co-design by Automatic Embedding of Complex IP Cores. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_69

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30117-2_69

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-22989-6

  • Online ISBN: 978-3-540-30117-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics