Skip to main content

SOC and RTOS: Managing IPs and Tasks Communications

  • Conference paper
Field Programmable Logic and Application (FPL 2004)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3203))

Included in the following conference series:

  • 1325 Accesses

Abstract

We present in this paper a development method for SOC platforms associating a processor running a RTOS and hardware IP’s. This method is based on encapsulating IP’s for unifying communications and resource sharing between software and hardware tasks. A hardware wrapper that abstracts the IP behaviours through a standard interface and a software encapsulation (the IP Alter Ego) thereby giving access to the Operating System functions are presented. Details about implementing this model on two different FPGA platforms are given.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Chen, Z., Cong, J., Fan, Y., Yang, X., Zhang, Z.: Pilot- A Platform-Based HW/SW Synthesis for FPSoC. In: Workshop on Software support for Reconfigurable systems (2003)

    Google Scholar 

  2. Vanmeerbeeck, G., Schaumont, P., Vernalde, S., Engels, M., Bolsens, I.: Hardware/Software partitioning of embedded system in OCAPI-xl. In: Ninth International Symposium on Hardware/Software Codesign (2000)

    Google Scholar 

  3. Marescaux, T., Mignolet, J.Y., Bartic, A., Moffat, W., Verkest, D., Vernalde, S., Lauwereins, R.: Networks on Chip as Hardware Component of an OS for Reconfigurable Systems. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  4. Lyonnard, D., Yoo, S., Baghdadi, A., Jerraya, A.A.: Automatic Generation of Application-Specific Architecture for Heterogeneous Multiprocessor System-on-Chip. In: DAC (2001)

    Google Scholar 

  5. Svarstad, K., Nicolescu, G., Jerraya, A.A.: A Model for Describing Communication between Aggregate Objects in the Specification and Design of Embedded Systems. In: DATE (2001)

    Google Scholar 

  6. Labrosse, J.J.: MicroC/OS-II, The Real-Time Kernel. CMP Books, Lawrence, Kansas 66046, USA (2002)

    Google Scholar 

  7. Blodget, B., McMillan, S., Lysaght, P.: A Lighweight Approach for Embedded Reconfiguration of FPGAs. In: Proceedings of DATE, 399–400 (2003)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Segard, A., Verdier, F. (2004). SOC and RTOS: Managing IPs and Tasks Communications. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_72

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30117-2_72

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-22989-6

  • Online ISBN: 978-3-540-30117-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics