Abstract
A recent trend towards integrating FPGAs with many heterogeneous components, such as memory systems, dedicated multipliers, etc., has made them an attractive option for implementing many embedded systems. Paradoxically, the integration that makes modern FPGAs an attractive computing substrate also makes the development of energy efficient FPGA designs very challenging in practice. This is due to the many alternatives available for implementing a desired functionality and a lack of high-level models of FPGA architectures that can accurately capture the energy dissipation behavior of alternatives. To address these issues, we propose a methodology for energy efficient FPGA designs using malleable algorithms. Malleable algorithms are used to expose the architecture-platform aware specifications of alternate implementations of the desired functionalities. Our methodology consists of three major design steps: domain-specific energy performance modeling, development of malleable algorithms, and system-level optimization. Energy efficient designs are realized through close interaction among these three design steps. To illustrate the proposed design methodology and demonstrate the benefits of designing using malleable algorithms, we present the development of a beamforming application through a high-level MATLAB/Simulink based FPGA design tool developed by us. By tuning the design knobs exposed by malleable algorithms, the design of the beamforming application identified through system-level optimization achieves up to 30% energy reduction compared with other designs considered in our experiments.
This work is supported by the United States National Science Foundation (NSF) under award No. CCR-0311823.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Altera, Inc., http://www.altera.com
Choi, S., Scrofano, R., Prasanna, V.K., Jang, J.-W.: Energy Efficient Signal Processing Using FPGAs. In: ACM Int. Symp. on Field-Programmable Gate Arrays, FPGA (2003)
Choi, S., Jang, J.-W., Mohanty, S., Prasanna, V.K.: Domain-Specific Modeling for Rapid System-Wide Energy Estimation of Reconfigurable Architectures. In: Engineering of Reconfigurable Systems and Algorithms, ERSA (2002)
DK2, Celoxica, Inc., http://www.celoxica.com/products/tools/dk.asp
Ou, J., Prasanna, V.K.: PyGen: AMATLAB/Simulink based Tool for Synthesizing Parameterized and Energy Efficient Designs Using FPGAs. In: Field-Programmable Custom Computing Machines, FCCM (2004)
Ou, J., Choi, S., Prasanna, V.K.: Energy-Efficient Hardware/Software Co-Synthesis for a Class of Applications on Reconfigurable SoCs. Int. Journal of Embedded Systems (2004)
Haykin, S.: Adaptive Filter Theory, 3rd edn. Prentice Hall, Englewood Cliffs (1991)
Keutzer, K., Malik, S., Newton, A.R., Rabaey, J.M., Sangiovanni-Vincentelli, A.: System Level Design: Orthogonalization of Concerns and Platform-Based Design. IEEE Trans. on CADÂ 19(12) (December 2000)
Mentor Graphics, Inc., www.mentor.com
Python, http://www.python.org
Carte Programming Environment, online available at http://www.srccomp.com/
Xilinx, Inc., http://www.xilinx.com
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ou, J., Prasanna, V.K. (2004). A Methodology for Energy Efficient FPGA Designs Using Malleable Algorithms. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_74
Download citation
DOI: https://doi.org/10.1007/978-3-540-30117-2_74
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22989-6
Online ISBN: 978-3-540-30117-2
eBook Packages: Springer Book Archive