Abstract
ReDiFlex is a system that supports the development of applications that use dynamically and partially-reconfigurable hardware. The hardware functionality is specified by the flow of data between mutable operators. The system automatically creates the physical implementation after partitioning the model to fit the hardware constraints; during application execution new computation-dependent partial configurations can be created. ReDiFlex provides run-time support for reconfiguration and data transfer scheduling.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Xilinx: XC6200 Field Programmable Gate Arrays. Xilinx (1997)
Cardoso, J.M.P., Neto, H.: Macro-based hardware compilation of Java bytecodes into a dynamic reconfigurable computing system. In: Pocek, K.L., Arnold, J.M. (eds.) Proceedings IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 2–11 (1999)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ferreira, J.C., Matos, J.S. (2004). A Development Support System for Applications That Use Dynamically Reconfigurable Hardware. In: Becker, J., Platzner, M., Vernalde, S. (eds) Field Programmable Logic and Application. FPL 2004. Lecture Notes in Computer Science, vol 3203. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30117-2_94
Download citation
DOI: https://doi.org/10.1007/978-3-540-30117-2_94
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22989-6
Online ISBN: 978-3-540-30117-2
eBook Packages: Springer Book Archive