Abstract
This paper proposes methods for achieving high energy-delay efficiency in the embedded systems. Particularly, we present adaptive block management schemes for victim cache to reduce the number of accesses to more power consuming memory structures such as L2 caches. Victim cache is a memory element for reducing conflict misses in a direct-mapped L1 cache without affecting its access time. We investigate techniques to use victim cache more efficiently by selecting the blocks to be loaded into it based on the L1 cache history information. According to our simulations, proposed schemes show better performance than the conventional victim cache scheme and also reduce the power consumption.
This work was supported by the Brain Korea 21 Project.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 2nd edn. Morgan Kaufmann Publishers, San Francisco (1996)
Agarwal, A., Pudar, S.D.: Column-Associative Caches: A Technique for Reducing the Miss Rate of Direct Mapped Caches. In: Proceedings of the 20th Int’l Symposium on Computer Architecture, pp. 179–190 (1993)
Temam, O., Drach, N.: Software Assistance for Data Caches. In: Proceedings of the 1st Int’l Symposium on High-Performance Computer Architecture, vol. 154 (1995)
Rivers, J.A., Davidson, E.S.: Reducing Conflicts In Direct-mapped Caches with a Temporality-based Design. In: Proceedings of the 1996 International Conference on Parallel Processing, pp. 151–162 (1996)
Albonesi, D.H.: Selective cache ways: On-Demand Cache Resource Allocation. In: Proceedings of Int’l Symposium of Microarchitecture, pp. 248–259 (1999)
Kin, J., Gupta, M., Mangione-Smith, W.H.: The Filter Cache: An Energy Efficient Memory Structure. In: Proceedings of the 30th Annual International Symposium on Micorarchitecture, pp. 184–193 (1997)
Jouppi, N.P.: Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers. In: Proceedings of the 17th Annual International Symposium on Computer Architecture, pp. 364–373 (1990)
Stiliadis, D., Varma, A.: Selective Victim Caching: A Method to Improve the Performance of Direct-Mapped Caches. IEEE transactions on Computers 46(5), 603–610 (1997)
Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architecturallevel power analysis and optimizations. In: Proceedings of the 27th Annual International Symposium on Computer Architecture, pp. 83–94 (2000)
Burger, D., Austin, T.M., Bennett, S.: Evaluating future micro-processors: the SimpleScalar tool set. Technical Report TR-1308, Univ. of Wisconsin-Madison Computer Sciences Dept (1996)
SPEC CPU2000 Benchmarks, http://www.specbench.org
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kim, C.H., Kwak, J.W., Jhang, S.T., Jhon, C.S. (2004). Adaptive Block Management for Victim Cache by Exploiting L1 Cache History Information. In: Yang, L.T., Guo, M., Gao, G.R., Jha, N.K. (eds) Embedded and Ubiquitous Computing. EUC 2004. Lecture Notes in Computer Science, vol 3207. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30121-9_1
Download citation
DOI: https://doi.org/10.1007/978-3-540-30121-9_1
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22906-3
Online ISBN: 978-3-540-30121-9
eBook Packages: Springer Book Archive