Skip to main content
SpringerLink
Log in

A Highly Fault Detectable Cache Architecture for Dependable Computing

  • Conference paper
Book cover Computer Safety, Reliability, and Security (SAFECOMP 2004)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3219))

Included in the following conference series:

Abstract

Information integrity in cache memories is a fundamental requirement for dependable computing. As caches comprise much of a CPU chip area and transistor counts, they are reasonable targets for single and multiple transient faults. This paper presents: 1) a fault detection scheme for tag arrays of cache memories and 2) an architectural cache to improve dependability as well as performance. In this architecture, cache space is divided into sets of different sizes and different tag lengths. The error detection scheme and the cache architecture have been evaluated using a trace driven simulation with soft error injection and SPEC 2000 applications. The results show that error detection improvement varies between 66% and 96% as compared with the already available single parity in microprocessors.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Agarwal, A., Hennessy, J., Horowitz, M.: Cache Performance of Operating Systems and Multiprogramming. ACM Trans. Computer Systems 6(4), 393–431 (1988)

    Article  Google Scholar 

  2. Agarwal, A., Pudar, S.D.: Column-Associative Caches: a Technique for Reducing the Miss Rate of Direct-Mapped Caches. In: Int’l Symp. on Computer Architecture, pp. 179–190 (1993)

    Google Scholar 

  3. ARM Company: ARM920T Technical Reference Manual, http://www.arm.com

  4. Asadi, G., Miremadi, S.G., Zarandi, H.R., Ejlali, A.R.: Evaluation of Fault-Tolerant Designs Implemented on SRAM-based FPGAs. In: Proc. IEEE/IFIP Pacific Rim International Symposium on Dependable Computing, French, pp. 327–333 (2004)

    Google Scholar 

  5. Bertozzi, D., Benini, L., De Micheli, G.: Low Power Error Resilient Encoding for On-chip Data Buses. In: Proc. of Design, Automation and Test in Europe Conference, France, pp. 102–109 (2002)

    Google Scholar 

  6. Brigham Young University: BYU Cache Simulator, http://tds.cs.byu.edu

  7. Calder, B., Grunwald, D.: Predictive Sequential Associative Cache. In: Proc. 2nd Int’l Symp. High performance Computer Architecture, pp. 244–253 (1996)

    Google Scholar 

  8. Chen, H., Chiang, J.: Design of an Adjustable-way Set-Associative Cache. In: Proc. Pacific Rim Communications, Computers and signal Processing, pp. 315–318 (2001)

    Google Scholar 

  9. Faridpour, A., Hill, M.: Performance Implications of Tolerating Cache Faults. IEEE Trans. on Computers 42(3), 257–267 (1993)

    Article  Google Scholar 

  10. Farooqui, A.A., Oklobdzija, V.G., Sait, S.M.: Area-Time Optimal Adder with Relative Placement Generator. In: Proc. of Int. Symp. on Circuits and Systems, vol. 5, pp. 141–144 (2003)

    Google Scholar 

  11. Hennessy, J.L., Patterson, D.A.: Computer architecture Quantitative Approach, 2nd edn. Morgan-Kaufmann Publishing Co., San Francisco (1996)

    MATH  Google Scholar 

  12. Hitachi Company: SH4 Embedded Processor, http://www.hitachi.com

  13. Imai, H.: Essentials of Error-Control Coding Techniques. Academic Press, San Diego (1990)

    Google Scholar 

  14. Kamble, M.B., Ghose, K.: Analytical Energy Dissipation Models for Low Power Caches. In: Proc. of Intl. Symp. on Low Power Electronics and Design, pp. 143–148 (1997)

    Google Scholar 

  15. Kamble, M.B., Ghose, K.: Energy-Efficiency of VLSI Cache: A Comparative Study. In: Proc. IEEE 10th Int’l. Conf. on VLSI Design, pp. 261–267 (1997)

    Google Scholar 

  16. Karlsson, J., Liden, P., Dahlgern, P., Johansson, R., Gunneflo, U.: Using Heavy-Ion Radiation to Validate Fault-Handling Mechanisms. IEEE Micro. 14, 8–23 (1994)

    Article  Google Scholar 

  17. Kessler, R.R., et al.: Inexpensive Implementations of Associativity. In: Proc. Intl. Symp. Computer Architecture, pp. 131–139 (1989)

    Google Scholar 

  18. Kim, S., Somani, A.: Area Efficient Architectures for Information Integrity Checking in the Cache Memories. In: Proc. Intl. Symp. Computer Architecture, pp. 246–256 (1999)

    Google Scholar 

  19. Lee, J.H., Lee, J.S., Kim, S.D.: A New Cache Architecture based on Temporal and Spatial Locality. Journal of Systems Architecture 46, 1452–1467 (2000)

    Google Scholar 

  20. Miremadi, G., Torin, J.: Evaluating Processor-Behavior and Three Error-Detection Mechanisms Using Physical Fault Injection. IEEE Trans. Reliability 44, 441–453 (1995)

    Article  Google Scholar 

  21. Mulder, J.M., Quach, N.T., Flynn, M.J.: An Area Model for On-Chip Memories and its Applications. IEEE Journal of Solid State Circuits 26, 98–106 (1991)

    Article  Google Scholar 

  22. Ranganathan, P., Adve, S., Jouppi, N.P.: Reconfigurable Caches and their Application to Media Processing. In: Proc. Int. Symp. Computer Architecture, pp. 214–224 (2000)

    Google Scholar 

  23. Seznec, A.: A Case for Two-Way Skewed-Associative Caches. In: Proc. Intl. Symp. Computer Architecture, pp. 169–178 (1993)

    Google Scholar 

  24. Shirvani, P., McCuskey, E.J.: PADded Cache: A New Fault-Tolerance Technique for Cache Memories. In: Proc. 17th IEEE VLSI Test Symp., pp. 440–445 (1999)

    Google Scholar 

  25. Smith, A.J.: Cache memories. Computing Survey 14(4), 473–530 (1982)

    Article  Google Scholar 

  26. Intel Corporation: Pentium® Family Developer’s Manual, http://www.intel.com

  27. Reed, R.: Heavy Ion and Proton Induced Single Event Multiple Upsets. In: IEEE Nuclear and Space Radiation Effects Conference (1997)

    Google Scholar 

  28. Swazey, P.: SRAM Organization, Control, and Speed, and Their Effect on Cache Memory Design. In: Midcon 1987, pp. 434–437 (1987)

    Google Scholar 

  29. Wilton, S.J.E., Jouppi, N.P.: An Enhanced Access and Cycle Time Model for On-chip Caches. Digital WRL Research Report 93/5 (1994)

    Google Scholar 

  30. Wu, A., Meador, J.: Fast, Area-Efficient CMOS Parity Generation. In: Proc. 33rd Midwest Symposium on Circuits and Systems, pp. 874–876 (1990)

    Google Scholar 

  31. Wilton, S.J.E., Jouppi, N.P.: CACTI: An Enhancement Cache Access and Cycle Time Model. IEEE Journal of Solid-State Circuits 31, 677–688 (1996)

    Article  Google Scholar 

  32. Zhang, W., Gurumurthi, S., Kandemir, M., Sivasubramaniam, A.: ICR: In-Cache Replication for Enhancing Data Cache Reliability. In: Proceedings of the International Conference on Dependable Systems and Networks (DSN), pp. 291–300 (2003)

    Google Scholar 

  33. Zhang, C., Vahid, F., Najjar, W.: A Highly Configurable Cache Architecture for Embedded Systems. In: Int. Symp. on Computer Architecture, pp. 136–146 (2003)

    Google Scholar 

  34. Zhang, C., Zhang, X., Yan, Y.: Two Fast and High-Associativity Cache Schemes. IEEE Micro., 40–49 (1997)

    Google Scholar 

  35. Standard Performance Evaluation Corporation: SPEC CPU 2000 (2000), benchmarks, http://www.specbench.org/osg/cpu2000

Download references

Author information

Authors and Affiliations

  1. Department of Computer Engineering, Sharif University of Technology, Tehran, Iran

    Hamid R. Zarandi & Seyed Ghassem Miremadi

Authors
  1. Hamid R. Zarandi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Seyed Ghassem Miremadi
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Faculty of Engineering, Department of Computer Science and Cognitive Science, Workgroup Software Engineering, University Duisburg-Essen, Germany

    Maritta Heisel

  2. Fraunhofer Institute Experimental Software Engineering, Kaiserslautern, Germany

    Peter Liggesmeyer

  3. Bundesamt fuer Sicherheit in der Informationstechnik, Godesberger Allee 185-189, 53175, Bonn, Germany

    Stefan Wittmann

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Zarandi, H.R., Miremadi, S.G. (2004). A Highly Fault Detectable Cache Architecture for Dependable Computing. In: Heisel, M., Liggesmeyer, P., Wittmann, S. (eds) Computer Safety, Reliability, and Security. SAFECOMP 2004. Lecture Notes in Computer Science, vol 3219. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30138-7_5

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30138-7_5

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-23176-9

  • Online ISBN: 978-3-540-30138-7

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation