Skip to main content

A Flexible and Accurate Energy Model of an Instruction-Set Simulator for Secure Smart Card Software Design

  • Conference paper
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (PATMOS 2004)

Abstract

Smart cards are mostly used to process and store confidential and secure information. Several attacks based on power consumption analysis are known to retrieve this information. This paper presents the energy model of a cycle-accurate instruction-set simulator for secure software development. The model is designed to decouple instruction and data dependent energy dissipation, which leads to an independent characterization process and allows stepwise model refinement to increase estimation accuracy. The model has been evaluated for a high-performance smart card CPU and an use-case for secure software is given.

This work has been supported by the Austrian government under grant number 806014.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. MIPS Technologies, Inc.: MIPS32 4KSTM Processor Core Family Software User’s Manual. Revision 1.04 (2001)

    Google Scholar 

  2. Tiwari, V., Malik, S., Wolfe, A.: Power Analysis of Embedded Software: A First Step towards Software Power Minimization. IEEE Trans. VLSI Systems 2(4), 437–445 (1994)

    Article  Google Scholar 

  3. Russel, J.T., Jacome, M.F.: Software Power Estimation for high-performance 32-bit embedded processors. In: Proc. Int. Conf. Computer Design: VLSI in Computers and Processors, pp. 328–333 (1998)

    Google Scholar 

  4. Sami, M., Sciuto, D., Silvano, C., Zaccaria, V.: An Instruction-Level Energy Model for Embedded VLIW Architectures. IEEE TRans. on Computer-aided DEsign of Integratied Circuits and Systems 21(9) (2002)

    Google Scholar 

  5. Steinke, S., Knauer, M., Wehmayer, L., Marwedel, P.: An Accurate and Fine Grain Instruction-Level Energy Model Supporting Software Optimization. In: Proc. of the PATMOS 2001, Yverdon-les-bains, Switzerland (2001)

    Google Scholar 

  6. Sarta, D., Trifone, D., Ascia, G.: A Data Dependent Approach to Instruction Level Power Estimation. In: Low Power Design, 1999 Proc. IEEE Alessandro Volta Memorial Workshop, Italy, pp. 182–190 (1999)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Neffe, U., Rothbart, K., Steger, C., Weiss, R., Rieger, E., Muehlberger, A. (2004). A Flexible and Accurate Energy Model of an Instruction-Set Simulator for Secure Smart Card Software Design. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2004. Lecture Notes in Computer Science, vol 3254. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30205-6_51

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30205-6_51

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-23095-3

  • Online ISBN: 978-3-540-30205-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics