Skip to main content

A Generic Timing Mechanism for Using the APPLES Gate-Level Simulator in a Mixed-Level Simulation Environment

  • Conference paper
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (PATMOS 2004)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3254))

  • 1305 Accesses

Abstract

In this paper, we describe a generic timing mechanism, which allows building mixed-level simulation environments that facilitate timing closure for their gate-level modules whilst simulating a whole System-on-Chip (SoC) made of modules at different levels of abstraction. The APPLES gate level accelerator provides fast timing-accurate simulation of gate-level designs. But to enable its use for large SoC-designs, a generic timing mechanism must be developed in order to use the APPLES processor in a mixed-level environment together with higher-level simulation engines. The environment we present here makes use of a universal time mechanism and a flexible client-server implementation to enable a generic and expandable system for mixed-level, mixed-language timing simulation.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Dalton, D.: A special purpose hybrid SIMD processor for logic event simulation. In: Proceedings of the Seventh Euromicro Workshop on Parallel and Distributed Processing (PDP 1999), pp. 74–83 (1999)

    Google Scholar 

  2. Vee, V.Y., Hsu, W.J.: Parallel Discrete Event Simulation: A Survey, Centre for Advanced Information Systems. In: SAS, Nanyang Technological University (1999)

    Google Scholar 

  3. Gerin, P., Yoo, S., Nicolescu, G., Jerraya, A.: Scalable and Flexible Cosimulation of SoC Designs with Heterogeneous Multi-Processor Target Architectures. In: Proceedings of the ASP-DAC, pp. 63–68 (2001)

    Google Scholar 

  4. Nicolescu, G., Yoo, S., Jerraya, A.: Mixed-level Cosimulation for Fine Gradual Refinement of Communication in SoC Design. In: Proceedings of Design, Automation and Test in Europe (DATE), pp. 754–759 (2001)

    Google Scholar 

  5. Lungeanu, D., Shi, C.J.R.: Parallel and Distributed VHDL simulation. In: Proceedings of Design, Automation and Test in Europe (DATE), pp. 658–662 (2000)

    Google Scholar 

  6. Yoo, S., Choi, K.: Optimistic Distributed Timed Cosimulation Based on Thread Simulation Model. In: Proceeding of the Sixth International Workshop on Hardware/Software Codesign, pp. 71–75 (1998)

    Google Scholar 

  7. Ramaswamy, R., Tessier, R.: The Integration of SystemC and Hardware-assisted Verification. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, p. 1007. Springer, Heidelberg (2002)

    Chapter  Google Scholar 

  8. Ghosh, S.: Fundamental Principles of Modeling Timing in Hardware Description Languages. Jour Sys. Arch. 47, 405–426 (2001)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Maili, A., Dalton, D., Steger, C. (2004). A Generic Timing Mechanism for Using the APPLES Gate-Level Simulator in a Mixed-Level Simulation Environment. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2004. Lecture Notes in Computer Science, vol 3254. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30205-6_82

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30205-6_82

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-23095-3

  • Online ISBN: 978-3-540-30205-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics