Abstract
In this paper, we describe several compiler optimization techniques and their effect on the performance of OpenMP programs. We elaborate on the major design considerations in a high performance OpenMP compiler and present experimental data based on the implementation of the optimizations in the Intel® C++ and Fortran compilers for Intel platforms. Interactions of the OpenMP translation phase with other sequential optimizations in the compiler are discussed. The techniques in this paper are responsible for achieving significant performance improvements on the industry standard SPEC* OMPM2001 and SPEC* OMPL2001 benchmarks, and these results are presented for Intel® Pentium® and Itanium® processor based systems.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Kalla, R., Sinharoy, B., Tendler, J.: Simultaneous Multi-threading Implementation in POWER5 – IBM’s Next Generation POWER Micorprocessor. In: Hot Chips Conference 15 (August 2003), http://www.hotchips.org/archive/hc15/pdf/11.ibm.pdf
Liu, F., Chaudhary, V.: A Practical OpenMP Compiler for System on Chips. In: Voss, M.J. (ed.) WOMPAT 2003. LNCS, vol. 2716, pp. 54–68. Springer, Heidelberg (2003)
Quinlan, D., Schordan, M., Yi, Q., de Supinski, B.R.: A C++ Infrastructure for Automatic Introduction and Translation of OpenMP Directives. In: Voss, M.J. (ed.) WOMPAT 2003. LNCS, vol. 2716, pp. 13–25. Springer, Heidelberg (2003)
Tian, X., Chen, Y.-K., Girkar, M., Ge, S., Lienhart, R., Shah, S.: Exploring the Use of Hyper-Threading Technology for Multimedia Applications with Intel OpenMP Compiler. In: Proc. of IEEE International Parallel and Distributed Processing Symposium, Nice, France, April 22-26 (2003)
Tian, X., Bik, A., Girkar, M., Grey, P., Saito, H., Su, E.: Intel OpenMP C++/Fortran Compiler for Hyper-Threading Technology: Implementation and Performance. Intel Technology Journal 6(Q1) (2002), http://www.intel.com/technology/itj
Marr, D., Binns, F., Hill, D.L., Hinton, G., Koufaty, D.A., Miller, J.A., Upton, M.: Hyper-Threading Technology Microarchitecture and Architecture. Intel Technology Journal 6(Q1) (2002), http://www.intel.com/technology/itj
OpenMP Architecture Review Board, OpenMP C and C++ Application Program Inter-face, Version 2.0 (March 2002), http://www.openmp.org
Bik, A., Girkar, M., Grey, P., Tian, X.: Automatic Intra-Register Vectorization for the Intel®̂ Architecture. International Journal of Parallel Programming 30, 65–98 (2002)
Aslot, V., Domeika, M., Eigenmann, R., Gaertner, G., Jones, W.B., Parady, B.: SPEComp: A New Benchmark Suite for Measuring Parallel Computer Performance. In: Eigenmann, R., Voss, M.J. (eds.) WOMPAT 2001. LNCS, vol. 2104, pp. 1–10. Springer, Heidelberg (2001)
Iwashita, H., Yamanaka, E., Sueyasu, N., van Waveren, M., Miura, K.: SPEC OMP2001 Benchmark on the Fujitsu PRIMEPOWER System. In: Proc. of Third European Workshop on OpenMP, EWOMP 2001, Barcelona, Spain, September 8-9 (2001)
OpenMP Architecture Review Board, OpenMP Fortran Application Program Interface, Version 2.0 (November 2000), http://www.openmp.org
Wolfe, M.J.: High Performance Compilers for Parallel Computers. Addison-Wesley Publishing Company, Redwood City (1996)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Tian, X., Girkar, M. (2004). Effect of Optimizations on Performance of OpenMP Programs. In: Bougé, L., Prasanna, V.K. (eds) High Performance Computing - HiPC 2004. HiPC 2004. Lecture Notes in Computer Science, vol 3296. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30474-6_19
Download citation
DOI: https://doi.org/10.1007/978-3-540-30474-6_19
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-24129-4
Online ISBN: 978-3-540-30474-6
eBook Packages: Computer ScienceComputer Science (R0)