Skip to main content

An In-Order SMT Architecture with Static Resource Partitioning for Consumer Applications

  • Conference paper
Parallel and Distributed Computing: Applications and Technologies (PDCAT 2004)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3320))

Abstract

This paper proposes a simplified simultaneous multithreading (SMT) architecture aiming at CPU cores of embedded SoCs for consumer applications. This architecture reduces the hardware cost and design complexity of the SMT architecture by adopting in-order execution within threads and static resource partitioning among threads. In our architecture, processor resources are divided into three types depending on their related pipeline stages and static partitioning is applied individually to each resource type. Each thread can perform its operation using the resource partition to which it belongs. Simulation results show that reasonable static partitioning reduces the hardware cost and design complexity of SMT processors while having little negative impact on or even improving performance, compared with full resource sharing.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Tullsen, D.M., Eggers, S.J., Levy, H.M.: Simultaneous multithreading: Maximizing on-chip parallelism. In: Proc. 22nd International Symposium on Computer Architecture, Santa Margherita Ligure, Italy, pp. 392–403 (1995)

    Google Scholar 

  2. Tullsen, D.M., Eggers, S.J., Emer, J.S., Levy, H.M., Lo, J.L., Stamm, R.L.: Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In: Proc. 23rd International Symposium on Computer Architecture, Philadelphia, Pennsylvania, pp. 191–202 (1996)

    Google Scholar 

  3. Preston, R.P., et al.: Design of an 8-wide superscalar RISC microprocessor with simultaneous multithreading. In: Proc. 2002 IEEE International Solid-State Circuits Conference, San Francisco, California, vol. 1, pp. 334–335 (2002)

    Google Scholar 

  4. Moon, B.I.: Study of an in-order SMT architecture and grouping schemes. Ph.D. Thesis. Deptartment of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea (2002)

    Google Scholar 

  5. Moon, B.I., Kim, M.G., Hong, I.P., Kim, K.C., Lee, Y.S.: Study of an in-order SMT architecture and grouping schemes. International Journal of Control, Automation, and Systems 1(3), 339–350 (2003)

    Google Scholar 

  6. Raasch, S.E., Reinhardt, S.K.: The impact of resource partitioning on SMT processors. In: Proc. 12th International Conference on Parallel Architectures and Compilation Techniques, New Orleans, Louisiana, pp. 15–25 (2003)

    Google Scholar 

  7. Jagger, D., Seal, D.: ARM Architecture Reference Manual, 2nd edn. Addison-Wesley, Reading (2000)

    Google Scholar 

  8. Nisson, S., Karlsson, G.: IP-address lookup using LC-tries. IEEE Journal on Selected Areas in Communications 17(6), 1083–1092 (1999)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Moon, B.I., Yoon, H., Yun, I., Kang, S. (2004). An In-Order SMT Architecture with Static Resource Partitioning for Consumer Applications. In: Liew, KM., Shen, H., See, S., Cai, W., Fan, P., Horiguchi, S. (eds) Parallel and Distributed Computing: Applications and Technologies. PDCAT 2004. Lecture Notes in Computer Science, vol 3320. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30501-9_103

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30501-9_103

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-24013-6

  • Online ISBN: 978-3-540-30501-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics