Abstract
In the design cycle of a microprocessor core, the unit is usually refined through a series of subsequent steps. To deliver a flaw free unit at the end of the process, in each stage a verification step is required. While it would be useful to automatically develop the set of test programs for verification concurrently to the design, in most of the existing approach verification is performed manually and starting from scratch. This paper presented a methodology for the automatic completion and refinement of existing verification programs. It shows a new technique for allowing a Genetic Programming-based framework to import an existing test-program set and assimilate it for further test generation. A case study is considered, in which a sample pipelined processor is used, and new test programs are generated starting from existing functional ones. Different metrics are targeted, and preliminary results are reported, showing the effectiveness of the method with respect to a pure random approach.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Semiconductor Industry Association, International Technology Roadmap for Semicon-ductors 2002 Update, http://www.semichips.org/pre_stat.cfm?ID=153
Agrawal, V., Bushnell, M.: Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits. Kluwer Academic Publishers, Norwell (2000)
Shen, J., Abraham, J.A.: Native Mode Functional Test Generation for processors with application to self test and design validation. In: International Test Conference, pp. 990–999 (1998)
Utamaphethai, N., Blanton, R.D., Shen, J.P.: Superscalar Processor Validation at the Microarchitecture Level. In: 12th IEEE International Conference on VLSI Design, pp. 300–305 (1999)
Corno, F., Sanchez, E., Sonza Reorda, M., Squillero, G.: Automatic Test Program Generation - a Case Study. IEEE Design & Test, Special issue on Benchmarking for Design and Test 21(2), 102–109 (2004)
Davis, K.H.: Lessons Learned in Data Reverse Engineering. In: IEEE Proceedings, Eighth Working Conference on Reverse Engineering, October 2001, pp. 323–327 (2001)
Squillero, G.: MicroGP — An Evolutionary Assembly Program Generator. To appear on Genetic Programming and Evolvable Machines (2005)
Liu, C.-N.J., Chang, C.-Y., Jou, J.-Y., Lai, M.-C., Juan, H.-M.: A novel approach for functional coverage measurement in HDL Circuits and Systems. In: ISCAS 2000: The 2000 IEEE International Symposium on Circuits and Systems, pp. 217–220 (2000)
Patterson, D.A., Hennessy, J.L.: Computer Architecture - A Quantitative Approach, 2nd edn. Morgan Kaufmann, San Francisco (1996)
Sailer, P.M., Sler, P.M.: DLX Instruction Set Architecture Handbook. Morgan Kaufmann Publishers, San Francisco (1996)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Sánchez, E., Reorda, M.S., Squillero, G. (2005). Automatic Completion and Refinement of Verification Sets for Microprocessor Cores. In: Rothlauf, F., et al. Applications of Evolutionary Computing. EvoWorkshops 2005. Lecture Notes in Computer Science, vol 3449. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-32003-6_21
Download citation
DOI: https://doi.org/10.1007/978-3-540-32003-6_21
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-25396-9
Online ISBN: 978-3-540-32003-6
eBook Packages: Computer ScienceComputer Science (R0)