Abstract
We present the design of a first-in first-out buffer that can be used to bridge clock domains in GALS (Globally Asynchronous, Locally Synchronous) systems. Both the input and output side of the buffer have an independently clocked interface. The design of these kind of buffers inherently poses the problems of metastability and synchronization failure. In the proposed design the probability of synchronization failure can be decreased exponentially by increasing the buffer size. Consequently, at system level one can trade off between safety and low latency. The design is based on two well-known ideas: pipeline synchronization and mousetrap buffers. We first combine both ideas and then in several steps improve the design.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
van Berkel, K., Huberts, F., Peeters, A.: Stretching quasi delay insensitivity by means of extended isochronic forks. In: Asynchronous Design Methodologies, pp. 99–106. IEEE Computer Society Press, Los Alamitos (1995)
Chapiro, D.M.: Globally-Asynchronous Locally-Synchronous Systems. PhD thesis, Stanford University (October 1984)
Chelcea, T., Nowick, S.M.: Robust interfaces for mixed-timing systems with application to latency-insensitive protocols. In: Proc. ACM/IEEE Design Automation Conference (June 2001)
Dally, W.J., Poulton, J.W.: Digital Systems Engineering. Cambridge University Press, Cambridge (1998)
Kessels, J., Peeters, A., Wielage, P., Kim, S.-J.: Clock synchronization through handshake signalling. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, April 2002, pp. 59–68 (2002)
Martin, A.J.: Programming in VLSI: From communicating processes to delay-insensitive circuits. In: Hoare, C.A.R. (ed.) Developments in Concurrency and Communication. UT Year of Programming Series, pp. 1–64. Addison-Wesley, Reading (1990)
Muttersbach, J.: Globally-Asynchronous Locally-Synchronous Architectures for VLSI Systems. PhD thesis, ETH, Zürich (2001)
Pečhouček, M.: Anomalous response times of input synchronizers. IEEE Transactions on Computers 25(2), 133–139 (1976)
Seitz, C.L.: System timing. In: Mead, C.A., Conway, L.A. (eds.) Introduction to VLSI Systems, ch. 7. Addison-Wesley, Reading (1980)
Seizovic, J.N.: Pipeline synchronization. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, November 1994, pp. 87–96 (1994)
Singh, M., Nowick, S.M.: MOUSETRAP: Ultra-high-speed transitionsignaling asynchronous pipelines. In: Proc. International Conf. Computer Design (ICCD), November 2001, pp. 9–17 (2001)
Yun, K.Y., Dooply, A.E.: Pausible clocking-based heterogeneous systems. IEEE Transactions on VLSI Systems 7(4), 482–488 (1999)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kessels, J., Peeters, A., Kim, SJ. (2003). Bridging Clock Domains by Synchronizing the Mice in the Mousetrap. In: Chico, J.J., Macii, E. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2003. Lecture Notes in Computer Science, vol 2799. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39762-5_16
Download citation
DOI: https://doi.org/10.1007/978-3-540-39762-5_16
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-20074-1
Online ISBN: 978-3-540-39762-5
eBook Packages: Springer Book Archive