Abstract
Reducing the ever-growing leakage current is critical to high performance and power efficient designs. We present an in-depth study of high-level leakage modeling and reduction in the context of a full custom design environment. We propose a methodology to estimate the circuit area, minimum and maximum leakage current, and maximum power-up current, introduced by leakage reduction using sleep transistor insertion, for any given logic function. We build novel estimation metrics based on logic synthesis and gate level analysis using only a small number of typical circuits, but no further logic synthesis and gate level analysis are needed during our estimation. Compared to time-consuming logic synthesis and gate level analysis, the average errors for circuits from a leading industrial design project are 23.59% for area, 21.44% for maximum power-up current. In contrast, estimation based on quick synthesis leads to 11x area difference in gate count for an 8bit adder.
This research was partially supported by the NSF CAREER Award 0093273, SRC grant 2002-HJ-1008 and a grant from Intel Design Science and Technology Committee. Address comments to lhe@ee.ucla.edu.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Nemani, M., Najm, N.: High-level area and power estimation for VLSI circuits. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 18, 697–713 (1999)
Li, F., He, L.: Maximum current estimation considering power gating. In: Proc. Intl. Symp. on Physical Design, pp. 106–111 (2001)
Micheli, G.D.: Synthesis and Optimization of Digital Circuits. McGraw Hill, New York (1994)
Krstic, A., Cheng, K.-T.: Vector generation for maximum instantaneous current through supply lines for CMOS circuits. In: Proc. Design Automation Conf., June 1997, pp. 383–388 (1997)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Li, F., He, L., Basile, J., Patel, R.J., Ramamurthy, H. (2003). High-Level Area and Current Estimation. In: Chico, J.J., Macii, E. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2003. Lecture Notes in Computer Science, vol 2799. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39762-5_32
Download citation
DOI: https://doi.org/10.1007/978-3-540-39762-5_32
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-20074-1
Online ISBN: 978-3-540-39762-5
eBook Packages: Springer Book Archive