Abstract
In this paper, we discuss an optimization-based approach for design space exploration to find limitations and possible trade-offs between performance metrics in analog circuits. The exploration guides the designer when making design decisions. For the design space exploration, which is expensive in terms of computation time, we use an optimization-based device sizing tool that runs concurrent optimization tasks on a network of workstations. The tool enables efficient and accurate exploration of the available design space. As a design example, we investigate three operational transconductance amplifiers, OTAs, implemented in a standard 0.35-μm CMOS process. This example shows that large savings in terms of chip area and power consumption can be made by selecting the most suitable circuit.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Van der Plas, G., Vandenbussche, J., Gielen, G., Sansen, W.: EsteMate: a tool for automated power and area estimation in analog top-down design and synthesis. In: Proc. IEEE Cust. Integ. Circuits Conf., pp. 139–142 (1997)
Harjani, R., Rutenbar, R.A., Carley, L.R.: Analog circuit synthesis and exploration in OASYS. In: Proc. IEEE Computer-Aided Design Conf., pp. 492–495 (1998)
De Smedt, B., Gielen, G.: WATSON: Design Space Boundary Exploration and Model Generation for Analog and RF IC Design. IEEE Trans. Computer-Aided Design 22(2), 213–224 (2003)
Hägglund, R., Hjalmarson, E., Wanhammar, L.: A Design Path for Optimization- Based Analog Circuit Design. In: Proc. IEEE Midwest Symp. Circuits Syst, Tulsa, OK, August 2002, pp. I-287–290 (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Hjalmarson, E., Hägglund, R., Wanhammar, L. (2003). Design Space Exploration and Trade-Offs in Analog Amplifier Design. In: Chico, J.J., Macii, E. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2003. Lecture Notes in Computer Science, vol 2799. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39762-5_40
Download citation
DOI: https://doi.org/10.1007/978-3-540-39762-5_40
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-20074-1
Online ISBN: 978-3-540-39762-5
eBook Packages: Springer Book Archive