Skip to main content

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2799))

  • 1039 Accesses

Abstract

In this paper, we discuss an optimization-based approach for design space exploration to find limitations and possible trade-offs between performance metrics in analog circuits. The exploration guides the designer when making design decisions. For the design space exploration, which is expensive in terms of computation time, we use an optimization-based device sizing tool that runs concurrent optimization tasks on a network of workstations. The tool enables efficient and accurate exploration of the available design space. As a design example, we investigate three operational transconductance amplifiers, OTAs, implemented in a standard 0.35-μm CMOS process. This example shows that large savings in terms of chip area and power consumption can be made by selecting the most suitable circuit.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Van der Plas, G., Vandenbussche, J., Gielen, G., Sansen, W.: EsteMate: a tool for automated power and area estimation in analog top-down design and synthesis. In: Proc. IEEE Cust. Integ. Circuits Conf., pp. 139–142 (1997)

    Google Scholar 

  2. Harjani, R., Rutenbar, R.A., Carley, L.R.: Analog circuit synthesis and exploration in OASYS. In: Proc. IEEE Computer-Aided Design Conf., pp. 492–495 (1998)

    Google Scholar 

  3. De Smedt, B., Gielen, G.: WATSON: Design Space Boundary Exploration and Model Generation for Analog and RF IC Design. IEEE Trans. Computer-Aided Design 22(2), 213–224 (2003)

    Article  Google Scholar 

  4. Hägglund, R., Hjalmarson, E., Wanhammar, L.: A Design Path for Optimization- Based Analog Circuit Design. In: Proc. IEEE Midwest Symp. Circuits Syst, Tulsa, OK, August 2002, pp. I-287–290 (2002)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Hjalmarson, E., Hägglund, R., Wanhammar, L. (2003). Design Space Exploration and Trade-Offs in Analog Amplifier Design. In: Chico, J.J., Macii, E. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2003. Lecture Notes in Computer Science, vol 2799. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39762-5_40

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-39762-5_40

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-20074-1

  • Online ISBN: 978-3-540-39762-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics