Skip to main content
SpringerLink
Log in

TDL: A Hardware Description Language for Retargetable Postpass Optimizations and Analyses

  • Conference paper
Generative Programming and Component Engineering (GPCE 2003)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2830))

Abstract

The hardware description language Tdl has been designed with the goal to generate machine-dependent postpass optimizers and analyzers from a concise specification of the target processor. Tdl is assembly-oriented and provides a generic modeling of irregular hardware constraints that are typical for many embedded processors. The generic modeling supports graph-based and search-based optimization algorithms. An important design goal of Tdl was to achieve extendibility, so that Tdl can be easily integrated in different target applications. Tdl is at the base of the Propan system that has been developed as a retargetable framework for high-quality code optimizations at assembly level. For two contemporary microprocessors, the Analog Devices SHARC 2106x, and the Philips TriMedia TM1000, significant improvements of the code produced by production-quality compilers could be achieved with short retargeting time. Tdl has also been used for implementing postpass optimizations for the Infineon C16x/ST10 processor that are part of a commercial postpass optimizer. Tdl specifications are concise and can be produced in short time.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. AbsInt Angewandte Informatik GmbH. aiPop166. Code Compaction for the C166/ST10. User Documentation – Version 1.0 (2000), http://www.absint.com

  2. Analog Devices. ADSP-2106x SHARC User’s Manual (1995)

    Google Scholar 

  3. Barbacci, M.: Instruction Set Processor Specifications (ISPS): The Notation and Its Applications. IEEE Transactions on Computers C-30(1), 24–40 (1981)

    Google Scholar 

  4. Bodin, F., Chamski, Z., Rohou, E., Seznec, A.: Functional Specification of SALTO: A Retargetable System for Assembly Language Transformation and Optimization, rev. 1.00 beta. INRIA (1997)

    Google Scholar 

  5. Bradlee, D.: Retargetable Instruction Scheduling for Pipelined Processors. Phd thesis, Technical Report 91-08-07, University of Washington (1991)

    Google Scholar 

  6. Bradlee, D., Henry, R., Eggers, S.: The Marion System for Retargetable Instruction Scheduling. In: Proceedings of the PLDI, pp. 229–240 (1991)

    Google Scholar 

  7. Davidson, J., Ramsey, N.: Machine Descriptions to Build Tools for Embedded Systems. In: Müller, F., Bestavros, A. (eds.) LCTES 1998. LNCS, vol. 1474, pp. 172–188. Springer, Heidelberg (1998)

    Google Scholar 

  8. Fauth, A., Van Praet, J., Freericks, M.: Describing Instruction Set Processors Using nML. In: Proceedings of the European Design and Test Conference, pp. 503–507. IEEE, Los Alamitos (1995)

    Chapter  Google Scholar 

  9. Grun, P., Halambi, A., Khare, A., Ganesh, V., Dutt, N., Nicolau, A.: EXPRESSION: An ADL for System Level Design Exploration. Technical Report 1998-29, University of California, Irvine (1998)

    Google Scholar 

  10. Hadjiyiannis, G.: ISDL: Instruction Set Description Language Version 1.0. Technical report, MIT RLE (April 1998)

    Google Scholar 

  11. Halambi, A., Grun, P., Ganesh, V., Khare, A., Dutt, N., Nicolau, A.: EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability. In: Proceedings of the DATE 1999 (1999)

    Google Scholar 

  12. Hanono, S., Devadas, S.: Instruction Scheduling, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator. In: Proceedings of the Design Automation Conference 1998, San Francisco, California. ACM, New York (1998)

    Google Scholar 

  13. ILOG S.A. ILOG CPLEX 6.5. User’s Manual (1999)

    Google Scholar 

  14. Infineon. TriCore v1.3. Architecture Manual (2000), http://www.infineon.com

  15. Kästner, D.: TDL: A Hardware and Assembly Description Language. Technical Report TDL1.3, Transferbereich 14, Saarland University (1999)

    Google Scholar 

  16. Kästner, D.: PROPAN: A Retargetable System for Postpass Optimisations and Analyses. Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems (June 2000)

    Google Scholar 

  17. Kästner, D.: Retargetable Code Optimisation by Integer Linear Programming. PhD thesis, Saarland University (2000)

    Google Scholar 

  18. Kästner, D.: ILP-based Approximations for Retargetable Code Optimization. In: International Conference on Optimization: Techniques and Applications (ICOTA 2001) (2001)

    Google Scholar 

  19. Kästner, D., Langenbach, M.: Code Optimization by Integer Linear Programming. In: Jähnichen, S. (ed.) CC 1999. LNCS, vol. 1575, pp. 122–136. Springer, Heidelberg (1999)

    Chapter  Google Scholar 

  20. Kästner, D., Wilhelm, S.: Generic Control Flow Reconstruction from Assembly Code. In: Proceedings of the ACM SIGPLAN Joined Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES 2002) and Software and Compilers for Embedded Systems (SCOPES 2002) (June 2002)

    Google Scholar 

  21. Lanneer, D., Van Praet, J., Kifli, A., Schoofs, K., Geurts, W., Thoen, F., Goossens, G.: CHESS: Retargetable Code Generation For Embedded DSP Processors. In: [25], pp. 85–102. Kluwer, Dordrecht (1995)

    Google Scholar 

  22. Leupers, R.: Retargetable Code Generation for Digital Signal Processors. Kluwer Academic Publishers, Dordrecht (1997)

    MATH  Google Scholar 

  23. Lipsett, R., Schaefer, C., Ussery, C.: VHDL: Hardware Description and Design, 12th edn. Kluwer Academic Publishers, Dordrecht (1993)

    Google Scholar 

  24. Martin, F.: Generation of Program Analyzers. PhD thesis, Saarland University (1999)

    Google Scholar 

  25. Marwedel, P., Goossens, G.: Code Generation for Embedded Processors. Kluwer, Boston (1995)

    Google Scholar 

  26. Motorola Inc.: MCF5307 ColdFire Integrated Microprocessor User’s Manual, MCF5307UM/D, Rev. 2.0 (Aug. 2000)

    Google Scholar 

  27. Nowak, L.: Graph Based Retargetable Microcode Compilation in the MIMOLA Design System. In: 20th Annual Workshop on Microprogramming, pp. 126–132 (1987)

    Google Scholar 

  28. Pees, S., Hoffmann, A., Zivojnovic, V., Meyr, H.: LISA: Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures. In: Proceedings of the Design Automation Conference (1999)

    Google Scholar 

  29. Philips Electronics North America Corporation. TriMedia TM1000 Preliminary Data Book (1997)

    Google Scholar 

  30. Ramsey, N., Fernandez, M.: Specifying Representations of Machine Instructions. ACM Transactions on Programming Languages and Systems 19(3), 492–524 (1997)

    Article  Google Scholar 

  31. Siemens. C165/C163 User’s Manual 10.96 Version 2.0. Siemens AG (1996), http://www.infineon.com

  32. SPAM Research Group.: SPAM Compiler User’s Manual (September 1997), http://www.ee.princeton.edu/spam

  33. Texas Instruments. TMS320C62xx Programmer’s Guide (1997)

    Google Scholar 

  34. Thomas, D., Moorby, P.: The Verilog Hardware Description Language, 2nd edn. Kluwer Academic Publishers, Dordrecht (1995)

    MATH  Google Scholar 

  35. Wilhelm, R., Maurer, D.: Compiler Design. Addison-Wesley, Reading (1995)

    MATH  Google Scholar 

  36. Zivojnovic, V., Velarde, J., Schläger, C., Meyr, H.: DSPSTONE: A DSP-Oriented Benchmarking Methodology. In: Proceedings of the International Conference on Signal Processing Applications and Technology (1994)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Universität des Saarlandes & AbsInt Angewandte Informatik GmbH, Saarbrücken, Germany

    Daniel Kästner

Authors
  1. Daniel Kästner
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Carnegie Mellon University,  

    Frank Pfenning

  2. Department of Computer and Information Science, University of Oregon, OR 97403-1202, Eugene, USA

    Yannis Smaragdakis

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Kästner, D. (2003). TDL: A Hardware Description Language for Retargetable Postpass Optimizations and Analyses. In: Pfenning, F., Smaragdakis, Y. (eds) Generative Programming and Component Engineering. GPCE 2003. Lecture Notes in Computer Science, vol 2830. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39815-8_2

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-39815-8_2

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-20102-1

  • Online ISBN: 978-3-540-39815-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation