Abstract
One of the hardest problems faced by today’s multi processor networking devices is the scheduling of the different hardware and software events so as to process network traffic streams at rates of multiple gigabits per second. In this paper we present a novel scheme for resource management in such Network Systems-on-a-Chip (SoCs), that we claim can deal with resource management in a very flexible way, while attacking the sources of performance degradation using sophisticated techniques. The presented architecture supports efficiently both high and low priority requests with a hybrid scheme which is greatly effective, since it has a very high performance to cost ratio, while also being very flexible by supporting different scheduling algorithms, depending on the application needs. Finally, performance results of the hardware implementation of this scheme are demonstrated.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Papaefstathiou, I., et al.: An Innovative Scheduling Scheme For High Speed Network Processors. In: ISCAS 2003, IEEE Int. Symp. on Circuits and Systems, Thailand (May 2003)
Kornaros, G., et al.: Active Flow Identifiers For Scalable, Qos Scheduling. In: ISCAS 2003, IEEE Int. Symp. on Circuits and Systems, Bangkok, Thailand (May 2003)
Bux, W., et al.: Technologies and building blocks for fast packet forwarding. IEEE Communications Magazine 39(1), 70–77 (2001)
Vlachos, K., et al.: Processing and Scheduling Components in an Innovative Network Processor Architecture. In: 16th IEEE Int. Conf. in VLSI design, N.Delhi, India (January 2003)
Gopalakrishnan, R., Parulkar, G.: Bringing Real-Time Scheduling Theory And Practice Closer For Multimedia Computing. In: Proc. of ACM SIGMETRICS Int. Conf. on Measurement and modeling of computer systems, Philadelphia, USA (1996)
Ramamritham, K., Stankovic, J.A.: Scheduling algorithms and operating systems support for real-time systems. IEEE proceedings 82(1), 55–67 (1994)
Srinivasan, A., et al.: Multiprocessor Scheduling in Processor-based Router Platforms: Issues and Ideas. In: Workshop on Network Processors, 9th Int. Symp. on High-Performance Computer Architecture, Anaheim, California, USA (February 2003)
Paul, I., et al.: Efficient Implementation of Packet Scheduling Algorithm on High-Speed Programmable Network Processors. In: Proc. of the 5th IFIP/IEEE Int. Conf. on Management of Multimedia Networks and Services, MMNS, S. Barbara, USA (October 2002)
Stephens, D., Bennett, J., Zhang, H.: Implementing Scheduling Algorithms in High-Speed Networks. IEEE Journal on Selected Areas in Communications 17, 1145–1158 (1999)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kornaros, G., Papaefstathiou, I. (2003). An Innovative Resource Management Scheme for Multi-gigabit Networking Systems. In: Freire, M.M., Lorenz, P., Lee, M.MO. (eds) High-Speed Networks and Multimedia Communications. HSNMC 2003. Lecture Notes in Computer Science, vol 2720. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45076-4_17
Download citation
DOI: https://doi.org/10.1007/978-3-540-45076-4_17
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40542-9
Online ISBN: 978-3-540-45076-4
eBook Packages: Springer Book Archive