Abstract
The paper is focused on rapid prototyping for FPGA using the high-level environment of MATLAB/Simulink. An approach using combination of the Xilinx System Generator (XSG) and Handel-C is reviewed. A design flow to minimize HDL coding is considered.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
HSLA homepage, Dept. of Signal Processing, ÚTIA AV ČR, Prague, Czech Republic, available online: http://www.utia.cas.cz/ZS/home.php?ids=hsla
Coleman, J.N., Chester, E., Softley, C.I., Kadlec, J.: Arithmetic of the European Logarithmic Microprocessor. IEEE Trans. Comput. Special Edition on Computer Arithmetic 49(7), 702–715, and erratum 49(10), 1152 (2000)
Xilinx Inc., Xilinx System Generator for DSP, available online: http://www.xilinx.com/xlnx/xil_prodcat_product.jsp?title=system_generator
Celoxica Ltd., Handel-C available onoine: http://www.celoxica.com
RECONF Project homepage: IST programme 2002-34016, available online: http://www.reconf.org
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Líčko, M., Schier, J., Tichý, M., Kühl, M. (2003). MATLAB/Simulink Based Methodology for Rapid-FPGA-Prototyping. In: Y. K. Cheung, P., Constantinides, G.A. (eds) Field Programmable Logic and Application. FPL 2003. Lecture Notes in Computer Science, vol 2778. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45234-8_101
Download citation
DOI: https://doi.org/10.1007/978-3-540-45234-8_101
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40822-2
Online ISBN: 978-3-540-45234-8
eBook Packages: Springer Book Archive