Skip to main content

Design of a Power Conscious, Customizable CDMA Receiver

  • Conference paper
  • First Online:
Field Programmable Logic and Application (FPL 2003)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2778))

Included in the following conference series:

Abstract

2G wireless systems have gained a widespred diffusion. Due to this fact, the transition to 3G ones can be critical. A possible solution to the interoperability problem can came from the Software Defined Radio paradigm. In this paper a complete, reconfigurable CDMA receiver implementation over a Xilinx XCV300E FPGA is described.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Buracchini, E.: The software radio concept. IEEE Communications Magazine 38, 138–143 (2000)

    Article  Google Scholar 

  2. Dent, P.: W-CDMA reception with a DSP based software radio. In: International Conference on 3G Mobile Communication Technologies, pp. 311–315 (2000)

    Google Scholar 

  3. Martina, M., Masera, G., Piccinini, G., Vacca, F., Zamboni, M.: Energy Evaluation on a Reconfigurable Multimedia-Oriented Wireless Sensor. In: International Conference on Field Programmable Logic and Application (2002)

    Google Scholar 

  4. Viterbi, A.: CDMA: principles of spread spectrum communications. Addison-Wesley Publishing Company, Reading (1995)

    MATH  Google Scholar 

  5. Hogenauer, E.: An economical class of digital filters for decimation and interpolation. IEEE Trans. Acoustic, Speech and Signal Processing 29, 155–162 (1981)

    Article  Google Scholar 

  6. Key-Yong, K., et al.: Efficient High Speed CIC Decimator Filter. In: IEEE Asic Conference, pp. 251–254 (1998)

    Google Scholar 

  7. Kitsos, P., et al.: A reconfigurable linear feedback shift register (LFSR) for the Bluetooth system. IEEE International Conference on Electronics, Circuits and Systems 2, 991–994 (2001)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Martina, M., Molino, A., Nicola, M., Vacca, F. (2003). Design of a Power Conscious, Customizable CDMA Receiver. In: Y. K. Cheung, P., Constantinides, G.A. (eds) Field Programmable Logic and Application. FPL 2003. Lecture Notes in Computer Science, vol 2778. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45234-8_112

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-45234-8_112

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-40822-2

  • Online ISBN: 978-3-540-45234-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics