Abstract
The power-efficient implementation of motion estimation algorithms on a system comprised by an FPGA and an external memory is presented. Low power consumption is achieved by implementing an optimum on-chip memory hierarchy inside the FPGA, and moving the bulk of required memory transfers from the internal memory hierarchy instead of the external memory. Comparisons among implementations with and without this optimization, prove that great power efficiency is achieved while satisfying performance constraints.
This work was partially supported by the project IST-34793-AMDREL which is funded by the E.C.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Bhaskaran, V., Kostantinides, K.: Image and Video Compression Standards. Kluwer Academic Publishers, Dordrecht (1998)
Nam, K.M., Kim, J.-S., Park, R.-H., Shim, Y.S.: A fast hierarchical motion vector estimation algorithm using mean pyramid. IEEE Transactions on Circuits and Systems for Video Technology 5(4), 344–351 (1995)
Kuhn, P.: Algorithms, Complexity Analysis and VLSI, Architectures for MPEG-4 Motion Estimation. Kluwer Academic Publishers, Dordrecht (1999)
Soudris, D., Zervas, N.D., Argyriou, A., Dasygenis, M., Tatas, K., Goutis, C., Thanailakis, A.: Data-Reuse and Parallel Embedded Architectures for Low-Power, Real-Time Multimedia Applications. In: Soudris, D.J., Pirsch, P., Barke, E. (eds.) PATMOS 2000. LNCS, vol. 1918, pp. 243–254. Springer, Heidelberg (2000)
Zervas, N.D., Masselos, K., Goutis, C.E.: Data-reuse exploration for low-power realization of multimedia applications on embedded cores. In: Proc. Of 9th Int. Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS 1999), pp. 71–80 (1999)
Landman, P.: Low-power architectural design methodologies. Doctoral Dissertation, U.C. Berkeley (1994)
http://support.xilinx.com/support/sw_manuals/xilinx4/manuals.pdf
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Tatas, K., Siozios, K., Soudris, D., Thanailakis, A. (2003). Power-Efficient Implementations of Multimedia Applications on Reconfigurable Platforms. In: Y. K. Cheung, P., Constantinides, G.A. (eds) Field Programmable Logic and Application. FPL 2003. Lecture Notes in Computer Science, vol 2778. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45234-8_113
Download citation
DOI: https://doi.org/10.1007/978-3-540-45234-8_113
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40822-2
Online ISBN: 978-3-540-45234-8
eBook Packages: Springer Book Archive