Abstract
This paper shows that partial reconfiguration can notably improve the area and throughput of symmetric cryptographic algorithms implemented in FPGAs. In most applications the keys are fixed during a cipher session, so that several blocks, like module adders or multipliers, can be substituted for their constant-operand equivalents. These counterparts not only are faster, but also use significantly less resources. In this approach, the changes in the key are performed through a partial reconfiguration that modifies the constants. The International Data Encryption Algorithm (IDEA) has been selected as a case-study, and JBits has been chosen as the tool for performing the partial reconfiguration. The implementation occupies an 87% of a Virtex XCV600 and achieves a throughput of 8.3 GBits/sec.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Beuchat, J.L., Haenni, J.O., Restrepo, H.F., Teuscher, C., Gomez, F.J., Sanchez, E.: Approches matérielles et logicielles de l’algorithme de chiffrement IDEA. Technique et Science Informatiques (TSI) 1, 203–224 (2001) (in French)
Hämäläin, A., Tommiska, M., Skyttä, J.: 6.78 Gigabits per Second Implementation of the IDEA Cryptographic Algorithm. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 760–769. Springer, Heidelberg (2002)
Leong, M.P., Cheung, O.Y.H., Tsoi, K.H., Leong, P.H.W.: A Bit-Serial Implementation of the International Data Encryption Algorithm IDEA. In: Proc. 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, California, pp. 122–131 (2000)
Cheung, O.Y.H., Soi, K.H.T., Leong, P.H.W., Leong, M.P.: Tradeoffs in Parallel and Serial Implementations of the International Data Encryption Algorithm IDEA. In: Koç, Ç.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol. 2162, pp. 333–347. Springer, Heidelberg (2001)
Patterson, C.: High Perfomance DES Encryption in Virtex FPGAs using JBits. In: Proc. 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, California, pp. 113–121 (2000)
Leonard, J., Magione-Smith, W.: A Case Study of Partially Evaluated Hardware Circuits: Key-Specific DES. In: Glesner, M., Luk, W. (eds.) FPL 1997. LNCS, vol. 1304, Springer, Heidelberg (1997)
Daemen, J., Rijmen, V.: AES Proposal: Rijndael. NIST AES Proposal (1998)
Xilinx XAPP 054, http://www.xilinx.com/xapp/xapp054.pdf
James-Roxby, P., Blodget, B.J.: A Study of high-perfomance reconfigurable constant coefficient multiplier implementations, Xilinx Inc., Tech Notes Archive Chipcenter, http://www.chipcenter.com/pld/images/pldf085.pdf
Leong, P.H.W., Leung, K.H.: A Microcoded Elliptic Curve Processor using FPGA Technology. IEEE Transactions on VLSI Systems (2002) (accepted for publication)
Xilinx XAPP 290, http://www.xilinx.com/xapp/xapp290.pdf
Guccione, S.A., Levi, D.: JBits: A Java-based Interface to FPGA Hardware. Xilinx Inc., San Jose (1998)
Guccione, S.A., Levi, D., Sundararajan, P.: Java-based Interface for Reconfigurable Computing. In: Proc. 2nd Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD)
Guccione, S.A., Levi, D.: Run-Time Parameterizable Cores. Xilinx Inc., San Jose (1999)
McMillian, S., Guccione, S.A.: Partial Run-Time Reconfiguration using JRTR. Xilinx Inc., San Jose (2000)
Gonzalez, I.: Codiseño en Sistemas Reconfigurables basado en Java., Internal Technical Report, UAM, Madrid (2002) (in Spanish)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Gonzalez, I., Lopez-Buedo, S., Gomez, F.J., Martinez, J. (2003). Using Partial Reconfiguration in Cryptographic Applications: An Implementation of the IDEA Algorithm. In: Y. K. Cheung, P., Constantinides, G.A. (eds) Field Programmable Logic and Application. FPL 2003. Lecture Notes in Computer Science, vol 2778. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45234-8_20
Download citation
DOI: https://doi.org/10.1007/978-3-540-45234-8_20
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40822-2
Online ISBN: 978-3-540-45234-8
eBook Packages: Springer Book Archive