Abstract
This paper describes a high performance single-chip FPGA implementation of the new Advanced Encryption Standard (AES) algorithm dealing with 128-bit data/key blocks and operating in Counter (CTR) mode. Counter mode has a proven-tight security and it enables the simultaneous processing of multiple blocks without losing the feedback mode advantages. It also gives the advantage of allowing the use of similar hardware for both encryption and decryption parts. The proposed architecture is modular. The architecture basic module implements a single round of the algorithm with the required expansion hardware and control signals. It gives very high flexibility in choosing the degree of pipelining according to the throughput requirements and hardware limitations and this gives the ability to achieve the best compromised design due to these aspects. The FPGA implementation presented is that of a pipelined single chip Rijndael design which runs at a rate of 10.8 Gbits/sec for full pipelining on an ALTERA APEX-EP20KE platform.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Altera APEX20K, APEX 20K Devices: System-on-a-Programmable-Chip Solutions, http://www.altera.com
Daemen, J., Rijmen, V.: The Rijndael Block Cipher: AES Proposal. In: First AES Candidate Conference (AES1) (Augusts 1998)
Dworkin, M.: Recommendation for Block Cipher Modes of Operation. NIST special Publication 800-38A (December 2001)
Elbirt, A.J., Yip, W., Chetwynd, B., Paar, C.: An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists. In: The Third AES Candidate Conference (AES3) (April 2000)
FIPS Publication 197, Specification for the Advanced Encryption Standard (AES), Federal Information Processing Standards Publication 197, U.S. DoC/NIST (November 2001)
Kuo, H., Verbauwhe, I.: Architectural Optimisation for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm. In: Koç, Ç.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol. 2162, p. 51. Springer, Heidelberg (2001)
Lipmaa, H., Rogaway, P., Wagner, D.: Comments to NIST concerning AES Modes of Operations CTR-Mode Encryption. In: Symmetric Key Block Cipher Modes of Operation Workshop (October 2000)
McLoone, M., McCanny, J.V.: High Performance Single-Chip FPGA Rijndael Algorithm Implementations. In: Koç, Ç.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol. 2162, p. 65. Springer, Heidelberg (2001)
Alam, M., Badawy, W., Jullien, G.: A Novel Pipelined Threads Architecture for AES Encryption Algorithm. In: ASAP 2002 (July 2002)
Report on the Symmetric Key Block Cipher Modes of Operations Workshop (NIST) (October 2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Charot, F., Yahya, E., Wagner, C. (2003). Efficient Modular-Pipelined AES Implementation in Counter Mode on ALTERA FPGA. In: Y. K. Cheung, P., Constantinides, G.A. (eds) Field Programmable Logic and Application. FPL 2003. Lecture Notes in Computer Science, vol 2778. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45234-8_28
Download citation
DOI: https://doi.org/10.1007/978-3-540-45234-8_28
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40822-2
Online ISBN: 978-3-540-45234-8
eBook Packages: Springer Book Archive