Skip to main content

Efficient Modular-Pipelined AES Implementation in Counter Mode on ALTERA FPGA

  • Conference paper
  • First Online:
Field Programmable Logic and Application (FPL 2003)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2778))

Included in the following conference series:

Abstract

This paper describes a high performance single-chip FPGA implementation of the new Advanced Encryption Standard (AES) algorithm dealing with 128-bit data/key blocks and operating in Counter (CTR) mode. Counter mode has a proven-tight security and it enables the simultaneous processing of multiple blocks without losing the feedback mode advantages. It also gives the advantage of allowing the use of similar hardware for both encryption and decryption parts. The proposed architecture is modular. The architecture basic module implements a single round of the algorithm with the required expansion hardware and control signals. It gives very high flexibility in choosing the degree of pipelining according to the throughput requirements and hardware limitations and this gives the ability to achieve the best compromised design due to these aspects. The FPGA implementation presented is that of a pipelined single chip Rijndael design which runs at a rate of 10.8 Gbits/sec for full pipelining on an ALTERA APEX-EP20KE platform.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Altera APEX20K, APEX 20K Devices: System-on-a-Programmable-Chip Solutions, http://www.altera.com

  2. Daemen, J., Rijmen, V.: The Rijndael Block Cipher: AES Proposal. In: First AES Candidate Conference (AES1) (Augusts 1998)

    Google Scholar 

  3. Dworkin, M.: Recommendation for Block Cipher Modes of Operation. NIST special Publication 800-38A (December 2001)

    Google Scholar 

  4. Elbirt, A.J., Yip, W., Chetwynd, B., Paar, C.: An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists. In: The Third AES Candidate Conference (AES3) (April 2000)

    Google Scholar 

  5. FIPS Publication 197, Specification for the Advanced Encryption Standard (AES), Federal Information Processing Standards Publication 197, U.S. DoC/NIST (November 2001)

    Google Scholar 

  6. Kuo, H., Verbauwhe, I.: Architectural Optimisation for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm. In: Koç, Ç.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol. 2162, p. 51. Springer, Heidelberg (2001)

    Chapter  Google Scholar 

  7. Lipmaa, H., Rogaway, P., Wagner, D.: Comments to NIST concerning AES Modes of Operations CTR-Mode Encryption. In: Symmetric Key Block Cipher Modes of Operation Workshop (October 2000)

    Google Scholar 

  8. McLoone, M., McCanny, J.V.: High Performance Single-Chip FPGA Rijndael Algorithm Implementations. In: Koç, Ç.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol. 2162, p. 65. Springer, Heidelberg (2001)

    Chapter  Google Scholar 

  9. Alam, M., Badawy, W., Jullien, G.: A Novel Pipelined Threads Architecture for AES Encryption Algorithm. In: ASAP 2002 (July 2002)

    Google Scholar 

  10. Report on the Symmetric Key Block Cipher Modes of Operations Workshop (NIST) (October 2000)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Charot, F., Yahya, E., Wagner, C. (2003). Efficient Modular-Pipelined AES Implementation in Counter Mode on ALTERA FPGA. In: Y. K. Cheung, P., Constantinides, G.A. (eds) Field Programmable Logic and Application. FPL 2003. Lecture Notes in Computer Science, vol 2778. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45234-8_28

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-45234-8_28

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-40822-2

  • Online ISBN: 978-3-540-45234-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics