Abstract
This paper describes a new efficient multiplier for FPGA-based variable precision processors. The circuit here proposed can adapt itself at run-time to different data wordlengths avoiding time and power consuming reconfiguration. This is made possible thanks to the introduction of on purpose designed auxiliary logic, which enables the new circuit to operate in SIMD fashion and allows high parallelism levels to be guaranteed when operations on lower precisions are executed. The proposed circuit has been characterised using VIRTEX XILINX devices, but it can be efficiently used also in others FPGA families.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Bondalapati, K., Prosanna, V.K.: Reconfigurable Computing Systems. Proceedings of IEEE 90(7), 1201–1217 (2002)
Core embeds reconfigurable logic into SoCs, http://www.electronicstalk.com/news/lsi/lsi102.html
Davis, S., Reynolds, C., Zuchowski, P.: IBM licenses embedded FPGA cores from Xilinx for use in SoC ASICs, http://www.xilinx.com/publications/whitepapers/wp164.pdf
XC6200 Field Programmable Gate Arrays (1996)
Virtex Series FPGAs, http://www.xilinx.com
Wirthlin, M.J., Hutchings, B.L.: Improving Functional Density Using Run-Time Circuit Reconfiguration. IEEE Transactions on VLSI Systems 6(2), 247–256 (1998)
Chameleon System, http://www.chameleonsystems.com
Cantò, E., Moreno, J.M., Cabestany, J., Lacadena, I., Insenser, J.M.: A Temporal Bipartitioning Algorithm for Dynamically Reconfigurable FPGAs. IEEE Transactions of VLSI systems 9(1), 210–218 (2001)
Peleg, A., Weiser, U.: MMX Technology. IEEE Micro, 42–50 (August 1996)
Lee, R.B.: Subword Parallelism with MAX-2. IEEE Micro, 51–59 (August 1996)
Kantabutra, V., Perri, S., Corsonello, P.: Tradeoffs in Digital Binary Adders. In: Layout Optimizations in VLSI Design, pp. 261–288. Kluwer Academic Publisher, Dordrecht (2001)
Farooqui, A., Oklobdzija, V.G.: A Programmable Data-Path for MPEG-4 and Natural Hybrid Video Coding. In: Proceedings of 34th Annual Asilomar Conference on signals, Systems and Computers, Pacific Grove, California, October 29 - November 1 (2000)
Margala, M., Xu, J.X., Wang, H.: Design Verification and DFT for an Embedded Reconfigurable Low-Power Multiplier in System-on-Chip Applications. In: Proceedings of 14th IEEE ASIC, Arlington (September 2001)
Kim, S., Papaefthymiou, M.C.: Reconfigurable Low Energy Multiplier for Multimedia System Design. In: Proceedings of 2000 IEEE Computer Society Annual Workshop on VLSI (April 2000)
Hwang, K.: Computer Arithmetic, Principles, Architecture, and Design. Wiley, Chichester (1979)
Fritts, J., Wolf, W., Liu, B.: Understanding multimedia application characteristics for designing programmable media processors. In: SPIE Photonics West, Media Processors 1999, San Jose, CA, January 1999, pp. 2–13 (1999)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Corsonello, P., Perri, S., Iachino, M.A., Cocorullo, G. (2003). Variable Precision Multipliers for FPGA-Based Reconfigurable Computing Systems. In: Y. K. Cheung, P., Constantinides, G.A. (eds) Field Programmable Logic and Application. FPL 2003. Lecture Notes in Computer Science, vol 2778. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45234-8_64
Download citation
DOI: https://doi.org/10.1007/978-3-540-45234-8_64
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40822-2
Online ISBN: 978-3-540-45234-8
eBook Packages: Springer Book Archive