Abstract
Most partitioning algorithms have been developed for conventional programmable logic (especially FPGAs), being their main goal the minimisation of the signals constituting the interface (cutsize) between partitions, while balancing partition sizes. New families of dynamic reconfigurable programmable logic (DRPL) offer new possibilities to improve functional density of circuits, but traditional partitioning techniques are not able to exploit the novel features offered by these devices. A new family of partitioning techniques for DRPL should be developed, being its main goal the maximisation of the functional density on balanced partition sizes. This paper presents a new partitioning algorithm based on a temporal separation of the system functionality. As our experimental results will show, the algorithm is able to benefit from the dynamic reconfiguration properties of FPGA devices.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Churcher, S., Kean, T., Wilkie, B.: The XC6200 FastMap Processor Interface. In: Field Programmable Logic and Applications, Proceedings of FPL 1995, pp. 36–43. Springer, Heidelberg (1995)
Faura, J., Horton, C., van Doung, P., Madrenas, J., Inserser, J.M.: A Novel Mixed Signal Programmable Device with On-Chip Microprocessor. In: Proceedings of the IEEE 1997 Custom Integrated Circuits Conference, pp. 103–106 (1997)
Faura, J., Moreno, J.M., Aguirre, M.A., van Duong, P., Inserser, J.M.: Multicontext dynamic reconfiguration and real time probing on a novel mixed signal programmable device. In: FPL 1998, pp. 1–10. Springer, Heidelberg (1997)
Madrenas, J., Moreno, J.M., Cabestany, J., Faura, J., Insenser, J.M.: Radiation-Tolerant On-Line Monitored MAC Unit for Neural Models Using Reconfigurable-Logic FIPSOC Devices. In: 4th IEEE International On-Line Test Workshop, Capri, Italy, July 1998, pp. 114–118 (1998)
Moreno, J.M., Madrenas, J., Faura, J., Cantó, E., Cabestany, J., Insenser, J.M.: Feasible Evolutionary and Self-Repairing Hardware by Means of the Dynamic Reconfiguration Capabilities of the FIPSOC Devices. In: Sipper, M., Mange, D., Pérez-Uribe, A. (eds.) Evolvable Systems: From Biology to Hardware, pp. 345–355. Springer, Heidelberg (1998)
Alpert, C.J., Huang, H.-H., Kahng, A.B.: Multilevel Circuit Partitioning. IEEE on Computer Aided Design of Integrated Circuits and Systems 17(8), 655–667 (1998)
Hauck, S., Borriello, G.: An evaluation of bipartioning techniques. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 16(8), 849–866 (1997)
Wirthlin, M.J., Hutchings, B.L.: Improving Functional Density Using Run-Time Circuit Reconfiguration. IEEE Transactions on VLSI Systems 6(2), 247–256 (1998)
Sentovich, E.M., Singh, K.J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P.R., Brayton, R.K., Sangiovanni-Vincentelli, A.: SIS: A System for sequential circuits synthesis, Technical Report UCB/ERL M92, U.C. Berkley (May 1992)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Cantó, E., Moreno, J.M., Cabestany, J., Faura, J., Insenser, J.M. (1999). A Bipartitioning Algorithm for Dynamic Reconfigurable Programmable Logic. In: Lysaght, P., Irvine, J., Hartenstein, R. (eds) Field Programmable Logic and Applications. FPL 1999. Lecture Notes in Computer Science, vol 1673. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-48302-1_14
Download citation
DOI: https://doi.org/10.1007/978-3-540-48302-1_14
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-66457-4
Online ISBN: 978-3-540-48302-1
eBook Packages: Springer Book Archive