Skip to main content

On Tool Integration in High-Performance FPGA Design Flows

  • Conference paper
Field Programmable Logic and Applications (FPL 1999)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1673))

Included in the following conference series:

  • 838 Accesses

Abstract

High-performance design flows for FPGAs often rely on module generators to counter coarse logic-block granularity and limited routing resources, However, the very flexibility of current generator systems complicates their integration and automatic use in the entire tool flow. As a solution to these problems, we have introduced FLAME, a common model to express generator capabilities and module characteristics to clients such as synthesis and floorplanning tools. By offering a unified view of heterogeneous generator libraries, FLAME allows the seamless and efficient use of flexible generation techniques in automatic compilation flows targeting configurable hardware.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Xilinx Inc., X-BLOX Reference. EDA tool documentation, San Jose, CA (1995)

    Google Scholar 

  2. Dittmer, J., Sadewasser, H.: Parametrisierbare Modulgeneratoren für die FPGA-Familie Xilinx XC4000, Diploma thesis, Tech. Univ. Braunschweig, Germany (1995)

    Google Scholar 

  3. Chu, M., Weaver, N., Sulimma, K., DeHon, A., Wawrzynek, J.: Object Oriented Circuit Generators in Java. In: Proc. IEEE Symp. on FCCM, Napa Valley, CA (1998)

    Google Scholar 

  4. Mencer, O., Morf, M., Flynn, M.J.: PAM-Blox: High Performance FPGA Design for Adaptive Computing. In: Proc. IEEE Symp. on FCCM, Napa Valley, CA (1998)

    Google Scholar 

  5. Gokhale, M.B., Stone, J.M.: NAPA-C: Compiling for a Hybrid RISC/FPGA Architecture. In: Proc. IEEE Symp. on FCCM, Napa Valley, CA (1998)

    Google Scholar 

  6. Harr, R.: The Nimble Compiler Environment for Agile Hardware. In: Proc. ACS PI Meeting, Napa Valley, CA (1998), http://www.dyncorp-is.com/darpa/meeting/acs98apr/Synopsys%20for%20WWW.ppt

  7. Hall, M.: Design Environment for ACS (DEFACTO). In: Proc. ACS PI Meeting, Napa Valley, CA (1998), http://www.dyncorpis.com/darpa/meeting/acs98apr/defacto.ppt

  8. Electronics Industry Association, EDIF Version 4.0.0, ANSI/EIA 682-1996 Standard, Washington, DC (1996)

    Google Scholar 

  9. Synopsys Inc., Library Compiler User Guide Version 3.5. In: EDA tool documentation, Mountain View, CA (1997)

    Google Scholar 

  10. OpenVerilog International, Advanced Library Format for ASIC Cells&Blocks. ALF Reference Manual Version 1.0, Los Gatos, CA (1997)

    Google Scholar 

  11. Koch, A.: Module Compaction in FPGA-based Regular Datapaths. In: Proc. 33rd Design Automation Conference (DAC), Las Vegas, NV (1996)

    Google Scholar 

  12. Koch, A.: FLAME/Java Release 0.1.1, Berkeley, CA (1998), http://www.icsi.berkeley.edu/~akoch/research.html

  13. Koch, A.: FLAME: A Flexible API for Module-based Environments – User’s Guide and Manual, Berkeley, CA (1998), http://www.icsi.berkeley.edu/~akoch/research.html

  14. Koch, A.: Generator-based Design Flows for Reconfigurable Computing: A Tutorial on Tool Integration using FLAME. In: Proc. PACT 1998 Workshop on Configurable Computing, Paris, France (1998)

    Google Scholar 

  15. Koch, A.: Regular Datapaths on Field-Programmable Gate Arrays, Ph.D. thesis, Tech. Univ. Braunschweig, Germany (1997)

    Google Scholar 

  16. Liao, S., Devadas, S., Keutzer, K., Tjiang, S.: Instruction Selection Using Binate Covering for Code Size Optimization. In: Proc. ICCAD 1995 (November 1995)

    Google Scholar 

  17. EIA, Library of Parametrized Modules, EIA/IS-103 Standard (1993)

    Google Scholar 

  18. Callahan, T., Chong, P., DeHon, A., Wawrzynek, J.: Fast Module Mapping and Placement for FPGAs. In: Proc. ACM/SIGDA Symp. on FPGAs, Monterey, CA (1998)

    Google Scholar 

  19. Nijssen, R.X.T., Jesse, J.A.G.: Datapath Regularity Extraction. In: Saucier/Mignotte Logic and Architecture Synthesis (eds.) (1995)

    Google Scholar 

  20. Xilinx Inc., CORE Generator System User Guide. EDA tool documentation, San Jose, CA (1998)

    Google Scholar 

  21. Hutchings, B., et al.: A CAD Suite for High-Performance FPGA Design. In: Proc. FCCM 1999 (April 1999)

    Google Scholar 

  22. Fowler, M., Scott, K.: UML Distilled. Addison-Wesley, Reading (1997)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Koch, A. (1999). On Tool Integration in High-Performance FPGA Design Flows. In: Lysaght, P., Irvine, J., Hartenstein, R. (eds) Field Programmable Logic and Applications. FPL 1999. Lecture Notes in Computer Science, vol 1673. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-48302-1_17

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-48302-1_17

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-66457-4

  • Online ISBN: 978-3-540-48302-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics