Abstract
In this paper, we present a methodology and a design tool for communication synthesis in reconfigurable embedded systems. Using our design tool, the designer can focus on the functional behavior of the design and on the evaluation of different mappings. All the low-level details of the reconfigurable resource, e.g., a multi-FPGA architecture, are hidden. After the application’s tasks have been bound to FPGAs and a multi-configuration schedule has been generated, the communication synthesis step provides the necessary interfaces between tasks. Interface circuitry is automatically inserted to connect communicating tasks, whether they are mapped onto the same or onto different FPGAs. This includes multiplexing several logical communication channels over one physical channel, inserting routing tasks, and providing dedicated interfaces that solve the problem of interconfiguration communication.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
AlKasabi, S., Hariri, S.: A Dynamically Reconfigurable Switch for Highspeed Networks. In: IEEE 14th Annual International Phoenix Conference on Computers and Communications, pp. 508–514 (1995)
Dick, R.P., Jha, N.K.: CORDS: Hardware-Software Co-Synthesis of Reconfigurable Real-Time Distributed Embedded Systems. In: IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 62–68 (1998)
Eisenring, M., Teich, J.: Domain-specific interface generation from dataflow specifications. In: Proceedings of Sixth International Workshop on Hardware/Software Codesign, CODES 1998, Seattle, Washington, March 15-18, pp. 43–47 (1998)
Eisenring, M., Teich, J.: Interfacing hardware and software. In: Hartenstein, R.W., Keevallik, A. (eds.) FPL 1998. LNCS, vol. 1482, pp. 520–524. Springer, Heidelberg (1998)
Eisenring, M., Teich, J., Thiele, L.: Rapid prototyping of dataflow programs on hardware/software architectures. In: Proc. of HICSS-31, Proc. of the Hawai’i Int. Conf. on Syst. Sci., Kona, Hawaii, January 1998, vol. VII, pp. 187–196 (1998)
Gunther, B., Milne, G., Narasimhan, L.: Assessing Document Relevance with Run-Time Reconfigurable Machines. In: IEEE Symposium on FPGAs for Custom Computing Machines, pp. 10–17 (1996)
Hutchings, B.L., Wirthlin, M.J.: Implementation Approaches for Reconfigurable Logic Applications. In: International Workshop on Field-Programmable Logic and Applications, pp. 419–428 (1995)
Ismail, T., Daveau, J., Jerraya, A.: Synthesis of system-level communiction by an allocation-based approach. In: 8th Int. Symp. on System Synthesis, September 13-15, pp. 150–155 (1995)
Johnson, N.F., Jajodia, S.: Staganalysis of images created using current steganography software. In: Aucsmith, D. (ed.) IH 1998. LNCS, vol. 1525, pp. 273–289. Springer, Heidelberg (1998)
Johnson, N.F., Jajodia, S.: Steganography: Seeing the unseen. IEEE Computer, 26–34 (February 1998)
Kaul, M., Vemuri, R.: Optimal temporal partitioning and synthesis for reconfigurable architectures. In: Proceedings of Design, Automation and Test in Europe, pp. 389–396 (1998)
Kirschbaum, A., Glesner, M.: Rapid prototyping of communication architectures. In: 8th IEEE Int. Workshop on Rapid System Prototyping, Chapel Hill, North Carolina, June 24-26, pp. 136–141 (1997)
Lemoine, E., Merceron, D.: Run Time Reconfiguration of FPGA for Scanning Genomic DataBases. In: IEEE Symposium on FPGAs for Custom Computing Machines, pp. 90–98 (1995)
Schoner, B., Jones, C., Villasenor, J.: Issues in Wireless Video Coding using Run-time-reconfigurable FPGAs. In: IEEE Symposium on FPGAs for Custom Computing Machines, pp. 85–89 (1995)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Eisenring, M., Platzner, M., Thiele, L. (1999). Communication Synthesis for Reconfigurable Embedded Systems. In: Lysaght, P., Irvine, J., Hartenstein, R. (eds) Field Programmable Logic and Applications. FPL 1999. Lecture Notes in Computer Science, vol 1673. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-48302-1_21
Download citation
DOI: https://doi.org/10.1007/978-3-540-48302-1_21
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-66457-4
Online ISBN: 978-3-540-48302-1
eBook Packages: Springer Book Archive