Abstract
This paper presents a power consumption model for FPGAs based on measurements. This model will permit us to optimize power consumption on FPGAs using existing architectures, as well as helping direct the design of new power-sensitive FPGA architectures.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Altera. Flex10K Data Sheet and Max+PlusII. Altera Corporation (1998)
Boemo, E., Gonzalez de Rivera, G., Lopez-Buedo, S., Meneses, J.: Some Notes on Power Management on FPGA-based Systems. In: Proceedings of FPL 1995 (1995)
Brown, S.D., Francis, R.J., Rose, J., Vranesic, Z.G.: Field Programmable Gate Arrays. Kluwer Academic Publishers, Dordrecht (1992)
Callahan, T., Chong, P., DeHon, A., Wawrzynek, J.: Fast Module Mapping and Placement for Datapaths in FPGAs. In: Proceedings FPGA (1998)
Kélemen, G.: Conception des circuits intégrés pour la basse consommation: Méthodes comparées. PhD Dissertation. E.N.S.T, Paris, France (1997)
Park, S.R., Burleson, W.: Configuration Cloning: Exploiting Regularity in Dynamic DSP Architectures. In: FPGA 1999 (1999)
Rabaey, J.: Digital Integrated Circuits; a design perspective. Prentice Hall, Englewood Cliffs (1996)
Röthig, W.: Modélisation Comportamentale de Consommation des Circuits Numériques. PhD Dissertation. E.N.S.T, Paris, France (1994)
Sedra, S.: Microelectronics Circuits. Saunders College Publishing (1989)
Singh, S., Bellec, P.: Virtual Hardware for graphics Applications Using FPGAs
Singh, S.: Architectural Description for FPGA Circuits. In: FCCM 1995 (1995)
Skahill, K.: VHDL for programmable Logic. Addison Wesley, Reading (1996)
Wang, C.C., Kwan, C.P.: Low Power Technology Mapping by Hiding High-Transition Paths in Invisible Edges for LUT-based FPGAs. In: ISCAS 1997 (1997)
Betz, V., Rose, J.: VPR: A New Packing, Placement and Routing Tool for FPGA research. In: Proceedings FPL 1997 (1997)
Weste, N., Eshraghian, K.: Principles of CMOS VLSI Design. A system perspective. McGraw Hill, New York (1995)
Xilinx. XC4000E/EX/XL Data Sheet and Xilinx Foundation. Xilinx Corporation (1998)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Garcia, A., Burleson, W., Danger, JL. (1999). Power Modelling in Field Programmable Gate Arrays (FPGA). In: Lysaght, P., Irvine, J., Hartenstein, R. (eds) Field Programmable Logic and Applications. FPL 1999. Lecture Notes in Computer Science, vol 1673. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-48302-1_44
Download citation
DOI: https://doi.org/10.1007/978-3-540-48302-1_44
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-66457-4
Online ISBN: 978-3-540-48302-1
eBook Packages: Springer Book Archive