Skip to main content

Hardware Implementation Techniques for Recursive Calls and Loops

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1673))

Abstract

Field Programable Gate Arrays (FPGAs) begin to show better performance than microprocessors in many application areas because of drastic improvement of the size and speed. In the near future, FPGAs will be directly attached to or involved in microprocessors as accelerators that execute algorithms written in programming languages. In this paper, we show hardware implementation techniques (multi-thread execution and speculative execution) for recursive calls and loops, which are the most time exhaustive parts in many application programs written in programming languages. These techniques can be employed with very little overheads in clock cycle speed and circuit size. Experiments on simple combinatorial problems show 4.1 – 6.7 times of speedup compared with a workstation (Ultra-Sparc 200MHz).

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Callahan, T.J., Wawrzynek, J.: Instruction-Level Parallelism for Reconfigurable Computing. Field-Programmable Logic and Applications, 248–257 (1998)

    Google Scholar 

  2. Hauser, J.R., Wawrzynek, J.: Garp: A MIPS Processor with a Reconfigurable Coprocessor. FPGAs for Custom Computing Machines, 12–21 (1997)

    Google Scholar 

  3. Witting, R.D., Chow, P.: OneChip: An FPGA processor with reconfigurable logic. FPGAs for Custom Computing Machines, 126–135 (1996)

    Google Scholar 

  4. Wirth, N.: Algorithms and data structures. Prentice-Hall, Englewood Cliffs (1986)

    MATH  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Maruyama, T., Takagi, M., Hoshino, T. (1999). Hardware Implementation Techniques for Recursive Calls and Loops. In: Lysaght, P., Irvine, J., Hartenstein, R. (eds) Field Programmable Logic and Applications. FPL 1999. Lecture Notes in Computer Science, vol 1673. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-48302-1_52

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-48302-1_52

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-66457-4

  • Online ISBN: 978-3-540-48302-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics