Skip to main content

A Distributed, Scalable, Multi-layered Approach to Evolvable System Design Using FPGA’s

  • Conference paper
Field Programmable Logic and Applications (FPL 1999)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1673))

Included in the following conference series:

  • 835 Accesses

Abstract

In this paper a distributed framework for evolvable hardware system design is presented. This framework allows the automatic evolution of digital circuits through the use of evolvable hardware and offers distribution of the evolutionary algorithm and fitness evaluation resources. The system is scalable and permits evolution of circuits over a wide range of complexities, with the use of a layered approach offering architecture independence. An illustration of the system is given where a circuit is automatically evolved for a classical signal processing problem.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Slorach, C.G., Sharman, K.C.: A novel single chip evolutionary hardware design using FPGAs. In: Schewel, J. (ed.) Proc. Configurable Computing: Technology and Applications. SPIE – The International Society for Optical Engineering, Bellingham, WA, November 1998. SPIE, vol. 3526, pp. 114–123 (1998)

    Google Scholar 

  2. GAlib: A C++ Library of Genetic Algorithm Components (August 1996), http://lancet.mit.edu/ga

  3. Luk, W., Peter, Y., Cheung, K., Glesner, M. (eds.): FPL 1997. LNCS, vol. 1304. Springer, Heidelberg (1997)

    Google Scholar 

  4. Lechner, E., Guccione, S.A.: The Java environment for reconfigurable computing. In: [3], pp. 284–293

    Google Scholar 

  5. Xilinx Inc., XC6200 Field Programmable Gate Arrays Datasheet V1.10, San Jose, CA (1997)

    Google Scholar 

  6. Slorach, C., Fulton, S., Sharman, K.: A Distributed Approach to Evolvable System Design using FPGA’s. In: Proceedings of the 3rd World Multiconference on Systemics, Cybernetics and Informatics (SCI 1999) and 5th International Conference on Information Systems Analysis and Synthesis (ISAS 1999) (August 1999)

    Google Scholar 

  7. Nisbet, S., Guccione, S.A.: The XC6200DS development system. In: [3], pp. 61–68

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1999 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Slorach, C., Fulton, S., Sharman, K. (1999). A Distributed, Scalable, Multi-layered Approach to Evolvable System Design Using FPGA’s. In: Lysaght, P., Irvine, J., Hartenstein, R. (eds) Field Programmable Logic and Applications. FPL 1999. Lecture Notes in Computer Science, vol 1673. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-48302-1_60

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-48302-1_60

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-66457-4

  • Online ISBN: 978-3-540-48302-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics