Abstract
As a step towards real-time stereo, we will present a fast and efficient VLSI architecture and implementation of a stereo matching algorithm which has a low error rate. The architecture has the form of linear systolic array using simple processing element(PE)s that are connected with neighboring PEs. Due to this simple full parallel structure, it is smaller in the time complexity load than other methods. Thus our structure is more adequate for high resolution and real-time applications like the 3D video conference, the Z-keying,and the virtual reality. Our chip can process 320 by 240 images of 128 levels at 30 frames/s.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Brown, M.Z., Hager, G.D.: Advances in computational stereo. IEEE Transactions on Pattern Analysis and Machine Intelligence 25(8), 993–1007 (2003)
Gordon, G., et al.: The use of dense stereo range data in augmented reality. In: Proceedings of the International Symposium on Mixed and Augmented Reality (2002)
Wang, L., et al.: High-quality real-time stereo using adaptive cost aggregation and dynamic programming. In: 3DPVT (2006)
Hariyama, M., et al.: Architecture of a stereo matching vlsi processor based on hierarchically parallel memory access. In: The 2004 47th Midwest Symposium on Circuits and Systems, vol. 2, pp. II245–II247 (2004)
Kauff, P., et al.: Fast hybrid block- and pixel recursive disparity analysis for real-time applications in immersive tele-conference scenarios. In: Proceedings of 9th International Conference in Central Europe on Computer Graphics Visualization and Computer Vision, pp. 198–205 (2001)
Yang, Q., et al.: Real-time global stereo matching using hierarchical belief propagation. In: The British Machine Vision Conference (2006)
Yang, R., et al.: Real-time consensus-based scene reconstruction using commodity graphics hardware. In: Proceedings of the 10th Pacific Conference on Computer Graphics and Applications, pp. 225–235 (2002)
Forstmann, S., et al.: Real-time stereo by using dynamic programming. In: CVPR, Workshop on real-time 3D sensors and their use (2004)
Kimura, S., et al.: A convolver-based real-time stereo machine (sazan). Proc. Computer Vision and Pattern Recognition 1, 457–463 (1999)
Kanade, T., et al.: A stereomachine for video-rate dense depth mapping and its new applications. In: Proceedings of the IEEE International Conferenceon Computer Vision and Pattern Recognition (1996)
Jeong, H., Oh, Y.: Fast stereo matching using constraints in discrete space. IEICE Transactions Info. (September 2000)
Jeong, H., Park, S.C.: Generalized trellis stereo matching with systolic array. In: Cao, J., Yang, L.T., Guo, M., Lau, F. (eds.) ISPA 2004. LNCS, vol. 3358, pp. 263–267. Springer, Heidelberg (2004)
Konolige, K.: Small vision systems: Hardware and implementation. In: Proc. Eighth Int. Ol Symp. Robotics Research (1997)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Park, S., Jeong, H. (2008). Trellis Based Real-Time Depth Perception Chip Using Interline Constraint. In: Tsihrintzis, G.A., Virvou, M., Howlett, R.J., Jain, L.C. (eds) New Directions in Intelligent Interactive Multimedia. Studies in Computational Intelligence, vol 142. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-68127-4_58
Download citation
DOI: https://doi.org/10.1007/978-3-540-68127-4_58
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-68126-7
Online ISBN: 978-3-540-68127-4
eBook Packages: EngineeringEngineering (R0)