Abstract
In this paper, a vision chip for edge detection based on the structure of a biological retina is introduced. The chip processes an image in a bio-inspired vision mechanism; therefore, it is proper for the neuromorphic systems. Logarithmic active pixel sensor (APS) was applied to the vision chip. By applying a MOS-type photodetector to the logarithmic APS, we could achieve sufficient output swing for the vision chip in natural illumination condition. A correlated-double sampling technique was applied to the chip for noise suppression. In addition, a CMOS buffer circuit is commonly used for both raw and smoothed images by using additional switches. This structure helps reduce the total number of MOSFETs for a unit-pixel and noise. A vision chip with a 160×120 pixel array was fabricated using a 0.35 μm double-poly four-metal CMOS technology, and its operation was successfully demonstrated.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Moini, A.: Vision Chips or Seeing Silicon. CHiPTec (1997)
Mead, C.A.: Analog VLSI and Neural Systems. Addison-Wesley, Reading (1989)
Gonzalez, R.C., Woods, R.E.: Digital Image Processing. Addison-Wesley, Reading (1993)
Kim, W.-C., Kim, J.-H., Lee, M., Shin, J.-K., Yang, H.-S., Yonezu, H.: Smooth Pursuit Eye Movement System using Artificial Retina Chip and Shape Memory Alloy Actuator. IEEE Sensors Journal 5, 501–509 (2005)
Wu, C.-Y., Chiu, C.-F.: A New Structure of the 2-D Silicon Retina. IEEE J. Solid-State Circuit 30, 890–897 (1995)
Kameda, S., Honda, A., Yagi, T.: Real Time Image Processing with an Analog Vision Chip System. International Journal of Neural Systems 9, 423–428 (1999)
Sawa, S., Nishio, K., Furukawa, Y., Shin, J.-K.: Analog Integrated Circuit for Edge Detction with Wide Dynamic Range Based on Vertebrate Outer Retina. Intelligent Automation and Soft Computing 12, 233–305 (2006)
Suh, S.-H., Kim, J.-H., Kong, J.-S., Shin, J.-K.: Vision Chip for Edge Detection with a Function of Pixel FPN reduction. J. of the Korean Sensors Society 14, 191–197 (2005)
Park, J.-H., Kim, J.-H., Suh, S.-H., Shin, J.-K., Lee, M., Choi, P., Yagi, T.: A Complementary Metal-Oxide-Semiconductor Vision Chip for Edge Detection and Motion Detection with a Function for Output Offset Cancellation. Optical Review 12, 15–19 (2005)
Kim, J.-H., Kong, J.-S., Suh, S.-H., Lee, M., Shin, J.-K., Park, H.B., Choi, C.A.: A Low Power Analog CMOS Vision Chip for Edge Detection Using Electronic Switches. ETRI Journal 27, 539–544 (2005)
Kong, J.-S., Kim, S.-H., Sung, D.-K., Shin, J.-K., Lee, M.: A 160X120 Light-Adaptive CMOS Vision Chip for Edge Detection Based on a Retinal Structure Using a Saturating Resistive Network. ETRI Journal 29, 59–69 (2007)
Kong, J.-S., Kim, S.-H., Shin, J.-K., Lee, M.: An Artificial Retina Chip Using Switch-Selective Resistive Network for Intelligent Sensor Systems. In: Huang, D.-S., Li, K., Irwin, G.W. (eds.) ICIC 2006. LNCS (LNBI), vol. 4115, pp. 702–710. Springer, Heidelberg (2006)
Kong, J.-S., Suh, S.-H., Kim, S.-H., Shin, J.-K., Lee, M.: A Bio-Inspired 128X128 Complementary Metal-Oxide-Semiconductor Vision Chip for Edge Detection with Signal Processing Circuit Separatd from Photo-Sensing Circuit. Optical Review 12, 320–325 (2006)
Loose, M., Meier, K., Schemmel, J.: A Self-Calibrating Single-Chip CMOS Camera with Logarithmic Response. IEEE J. of Solid-State Circuits 36, 586–596 (2001)
Lai, L.-W., Lai, C.-H., King, Y.-C.: Novel Logarithmic Response CMOS Image Sensor with High Output Voltage Swing and In-Pixel Fixed-Pattern Noise Reduction. IEEE Sensors J. 4, 122–126 (2004)
Kavadias, S., Dierickx, V., Schelffer, D., Alaerts, A., Uwaerts, D., Mogaerts, J.: A Logarithmic Response CMOS Image Sensor with On-Chip Calibration. IEEE J. of Solid-State Circuits 35, 1146–1152 (2000)
Kandel, E.R., Schwartz, J.H., Jessell, T.M.: Principles of Neural Science, 3rd edn. Appleton & Lange Norwalk, CT
Zhang, W., Chan, M.: A High Gain N-well/gate Tied PMOSFET Image Sensor Fabricated from a Standard CMOS Process. IEEE Trans. on Electron Devices 48, 1097–1102 (2001)
Kavadias, S.: Offset-Free Column Readout Circuit for CMOS Image Sensors. Electronics Letters 35, 2112–2113 (1999)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kong, JS., Sung, DK., Hyun, HY., Shin, JK. (2008). A 160×120 Edge Detection Vision Chip for Neuromorphic Systems Using Logarithmic Active Pixel Sensor with Low Power Dissipation. In: Ishikawa, M., Doya, K., Miyamoto, H., Yamakawa, T. (eds) Neural Information Processing. ICONIP 2007. Lecture Notes in Computer Science, vol 4985. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-69162-4_11
Download citation
DOI: https://doi.org/10.1007/978-3-540-69162-4_11
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-69159-4
Online ISBN: 978-3-540-69162-4
eBook Packages: Computer ScienceComputer Science (R0)