Abstract
Modern multi-core processors suffer from the lack of a programming model which allows efficient utilization of the available hardware. Massive software overhead is required to handle task scheduling and synchronization, resulting in power inefficiencies. In this paper we present a C++ based, real-time enabled task level programming model, which allows efficient hardware utilization. Task scheduling and synchronization is performed by a hardware unit at run-time. The automated scheduler unit is guided by offline information extracted from source code by a specialized compiler
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Horowitz, M., Dally, W.: How scaling will change processor architecture. In: Proceedings of the IEEE Solid-State Circuits Conference, 2004, Digest of Technical Papers, ISSCC, pp. 132–133 (February 2004)
Lee, E.A.: The problem with threads. IEEE Computer 39(5), 33–42 (2006)
Silven, O., Jyrkkä, K.: Observations on power-efficiency trends in mobile communication devices. EURASIP Journal on Embedded Systems 2007, 10 pages (2007), Article ID 56976, doi:10.1155/2007/56976
Seidel, H.: A Task-level Programmable Processor, WiKu, Duisburg (October 2006)
Asanovic, K., Bodik, R., Catanzaro, B.C., Gebis, J.J., Husbands, P., Keutzer, K., Patterson, D.A., Plishker, W.L., Shalf, J., Williams, S.W., Yelick, K.A.: The landscape of parallel computing research: A view from berkeley. Technical Report UCB/EECS-2006-183, EECS Department, University of California, Berkeley (December 2006)
Dagum, L., Menon, R.: Openmp: An industry-standard api for shared-memory programming. IEEE Computational Science and Engineering 05(1), 46–55 (1998)
Ghuloum, A., Sprangle, E., Fang, J.: NVidia: CUDA Programming Guide 1.1 (November 2007), http://www.nvidia.com/object/cuda_develop.html
Blumofe, R.D., Joerg, C.F., Kuszmaul, B.C., Leiserson, C.E., Randall, K.H., Zhou, Y.: Cilk: an efficient multithreaded runtime system. SIGPLAN Not. 30(8), 207–216 (1995)
Bernard, T., Bousias, K., Geus, B.d., Lankamp, M., Zhang, L., Pimentel, A., Knijnenburg, P., Jesshope, C.: A microthreaded architecture and its compiler (2006)
Fatahalian, K., Knight, T.J., Houston, M., Erez, M., Horn, D.R., Leem, L., Park, J.Y., Ren, M., Aiken, A., Dally, W.J., Hanrahan, P.: Sequoia: Programming the memory hierarchy. In: Proceedings of the 2006 ACM/IEEE Conference on Supercomputing (2006)
Bellens, P., Perez, J.M., Rosa, M., Badia, Labarta, J.: CellSs: a programming model for the cell be architecture. In: Proceedings of the ACM/IEEE Supercomputing 2006 Conference (November 2006)
Pham, D., Asano, S., Bolliger, M., Day, M., Hofstee, H., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Riley, M., Shippy, D., Stasiak, D., Suzuoki, M., Wang, M., Warnock, J., Weitzel, S., Wendel, D., Yamazaki, T., Yazawa, K.: The design and implementation of a first-generation cell processor. In: Solid-State Circuits Conference 2005. Digest of Technical Papers ISSCC 2005, IEEE International, vol. 1, pp. 184–592 (February 2005)
Muchnick, S.S.: Advanced Compiler Design & Implementation. Morgan Kaufman Publishers, San Francisco (1997)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Limberg, T., Ristau, B., Fettweis, G. (2008). A Real-Time Programming Model for Heterogeneous MPSoCs. In: Bereković, M., Dimopoulos, N., Wong, S. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2008. Lecture Notes in Computer Science, vol 5114. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-70550-5_9
Download citation
DOI: https://doi.org/10.1007/978-3-540-70550-5_9
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-70549-9
Online ISBN: 978-3-540-70550-5
eBook Packages: Computer ScienceComputer Science (R0)