Lecture Notes in Computer Science

4419

Commenced Publication in 1973
Founding and Former Series Editors:
Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

Editorial Board

David Hutchison

Lancaster University, UK

Takeo Kanade

Carnegie Mellon University, Pittsburgh, PA, USA

Josef Kittler

University of Surrey, Guildford, UK

Jon M. Kleinberg

Cornell University, Ithaca, NY, USA

Friedemann Mattern

ETH Zurich, Switzerland

John C. Mitchell

Stanford University, CA, USA

Moni Naor

Weizmann Institute of Science, Rehovot, Israel

Oscar Nierstrasz

University of Bern, Switzerland

C. Pandu Rangan

Indian Institute of Technology, Madras, India

Bernhard Steffen

University of Dortmund, Germany

Madhu Sudan

Massachusetts Institute of Technology, MA, USA

Demetri Terzopoulos

University of California, Los Angeles, CA, USA

Doug Tygar

University of California, Berkeley, CA, USA

Moshe Y. Vardi

Rice University, Houston, TX, USA

Gerhard Weikum

Max-Planck Institute of Computer Science, Saarbruecken, Germany

Pedro C. Diniz Eduardo Marques Koen Bertels Marcio Merino Fernandes João M.P. Cardoso (Eds.)

Reconfigurable Computing: Architectures, Tools and Applications

Third International Workshop, ARC 2007 Mangaratiba, Brazil, March 27-29, 2007 Proceedings



Volume Editors

Pedro C. Diniz

Instituto Superior Técnico (IST)/INESC-ID Departamento de Engenharia Informática (DEI) Tagus Park, 2780-990 Porto Salvo, Portugal

E-mail: pedro.diniz@tagus.istl.utl.pt

Eduardo Marques

Universidade de São Paulo

Instituto de Ciências Matemáticas e de Computação (ICMC)

P.O. Box 668, 13560-970 São Carlos, Brazil

E-mail: emarques@icmc.usp.br

Koen Bertels

Delft University of Technology

Computer Engineering Lab

Mekelweg 4, 2628 CD Delft, The Netherlands

E-mail: k.l.m.bertels@ewi.tudelft.nl

Marcio Merino Fernandes

Universidade Metodista de Priacicaba

Programa de Mestrado em Ciência da Computação Campus Taquaral

13400-911 Piracicaba-SP, Brazil E-mail: mmfernan@unimep.br

João M.P. Cardoso

INESC-ID, Instituto Superior Técnico (IST) Av. Alves Redol 9, 1000-029, Lisbon, Portugal

E-mail: jmpc@acm.org

Library of Congress Control Number: 2007922940

CR Subject Classification (1998): C, B, I.4

LNCS Sublibrary: SL 1 – Theoretical Computer Science and General Issues

ISSN 0302-9743

ISBN-10 3-540-71430-8 Springer Berlin Heidelberg New York ISBN-13 978-3-540-71430-9 Springer Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer. Violations are liable to prosecution under the German Copyright Law.

Springer is a part of Springer Science+Business Media

springer.com

© Springer-Verlag Berlin Heidelberg 2007 Printed in Germany

Typesetting: Camera-ready by author, data conversion by Scientific Publishing Services, Chennai, India Printed on acid-free paper SPIN: 12035847 06/3142 5 4 3 2 1 0

Preface

Reconfigurable computing platforms have been gaining wide acceptance, spanning a wide spectrum from highly specialized custom controllers to general-purpose high-end computing systems. They offer the promise of increasing performance gains by exploiting coarse-grain as well as fine-grain instruction level parallelism opportunities given their ability to implement custom functional, storage and interconnect structures. With the continuous increase in technology integration, leading to devices with millions of logic gates, ready to be programmed according to the (run-time) application needs, it is now possible to implement very sophisticated and reconfigurable systems. Configurability is seen as a key technology for substantial product life-cycle savings in the presence of evolving product requirements and/or interfaces or standards. The extreme configurability and flexibility also makes reconfigurable architectures the medium of choice for very rapid system prototyping or early design verification.

The relentless capacity growth of reconfigurable devices, such as FPGAs (Field-Programmable Gate Arrays), is creating a wealth of new opportunities and increasingly complex challenges. Recent generation devices have heterogeneous internal resources such as hardware multiplier units and memory blocks in addition to a vast amount of fine grain logic cells. Taking advantage of the wealth of resources in today's configurable devices is a very challenging problem. Although the inclusion of FPGAs in mainstream computing products clearly shows that this technology is maturing, many aspects still require substantial research to effectively deliver the promise of this emerging technology.

A major motivation for the International Applied Reconfigurable Computing $(ARC)^1$ workshop series is to provide a forum for presentation and discussion of on-going research efforts, as well as more elaborated, interesting and high-quality work, on applied reconfigurable computing. The workshop also focuses on compiler and mapping techniques, and new reconfigurable computing architectures.

The ARC series started in 2005 in the Algarve, Portugal. The second workshop (ARC 2006) took place in Delft, The Netherlands in March 2006, and the selected papers were published as a Springer LNCS (Lecture Notes in Computer Science) volume². The success of previous workshops clearly reveals the growing interest of academia and industry and thus the timeliness of this forum.

This LNCS volume includes the papers selected for the third workshop (ARC 2007), held at Mangaratiba, Rio de Janeiro, Brazil, on March 27–29, 2007. The workshop attracted a large number of very good papers, describing interesting work on reconfigurable computing related subjects. A total of 72 papers

¹ http://www.arc-workshop.org

² Koen Bertels, João M. P. Cardoso, and Stamatis Vassiliadis (Eds.), Reconfigurable Computing: Architectures and Applications, Second International Workshop, ARC 2006, Delft, The Netherlands, March 2006, Revised Selected Papers, Springer Lecture Notes in Computer Science, LNCS 3985, August 2006.

were submitted to the workshop from 20 countries: The Netherlands (4), France (3), Germany (4), Republic of South Korea (12), Brazil (14), People's Republic of China (8), Denmark (1), Mexico (2), Portugal (2), South Africa (1), Lebanon (1), Australia (1), Republic of Ireland (2), Puerto Rico (1), Spain (5), UK (2), India (2), Japan (5), Poland (1), and Greece (1). Submitted papers were evaluated by at least three members of the Program Committee. After careful selection, 27 papers were accepted for presentation as full papers (37.5% of the total number of submitted papers) and 10 as short papers (global acceptance rate of 51.4%). This volume also includes an article from the 2006 ARC workshop, which was, by lapse, not included in the 2006 proceedings. Those accepted papers led to a very interesting workshop program, which we considered to constitute a representative overview of ongoing research efforts in reconfigurable computing, a rapidly evolving and maturing field.

Several persons contributed to the success of the workshop. We would like to acknowledge the support of all the members of this year's workshop Steering and Program Committees in reviewing papers, in helping with the paper selection, and in giving valuable suggestions. Special thanks also to the additional researchers who contributed to the reviewing process, to all the authors who submitted papers to the workshop, and to all the workshop attendees. We also acknowledge the generous financial contribution from Altera Corp., USA and PI Componentes, Brazil. Last but not least, we are especially indebted to our colleague Jürgen Becker from the University of Karlsruhe for his strong support of this workshop.

We are grateful to Springer, particularly Mr. Alfred Hofmann and the LNCS Editorial, for their support and work in publishing this book.

January 2007

Pedro C. Diniz Eduardo Marques Koen Bertels Marcio M. Fernandes João M. P. Cardoso

Organization

The 2007 Applied Reconfigurable Computing workshop (ARC 2007) was organized by the Institute of Mathematics and Computer Science (ICMC) of the University of São Paulo (USP) in São Carlos, Brazil.

Organization Committee

General Chairs Eduardo Marques (ICMC-USP, Brazil)

Koen Bertels (Delft University of Technology,

The Netherlands)

Program Chair Pedro C. Diniz (IST/INESC-ID, Portugal)
Proceedings Chair Marcio Merino Fernandes (UNIMEP, Brazil)

Finance Chair Jorge Luiz e Silva, ICMC-USP, Brazil Sponsorship Chair Denis F. Wolf, ICMC-USP, Brazil

Web Chair

Carlos R. P. Almeida Jr. (ICMC-USP, Brazil)

Special Journal Edition Chair

George Constantinides (Imperial College, UK)

Loão M. P. Cardoso (IST/INESC ID, Portugal)

João M. P. Cardoso (IST/INESC-ID, Portugal)

Local Arrangements Chairs Marcos J. Santana, ICMC-USP, Brazil

Regina H. C. Santana, ICMC-USP, Brazil

Leisure Chairs Ricardo Menotti, UTFPR, Brazil

Vanderlei Bonato, ICMC-USP, Brazil

Publicity Chair Fernanda Lima Kastensmidt, UFRGS, Brazil

Steering Committee

George Constantinides, Imperial College, UK

João M. P. Cardoso, IST/INESC-ID, Portugal

Koen Bertels, Delft University of Technology, The Netherlands

Mladen Berekovic, IMEC vzw, Belgium

Pedro C. Diniz, IST/INESC-ID, Portugal

Stamatis Vassiliadis, Delft University of Technology, The Netherlands

Walid Najjar, University of California Riverside, USA

Program Committee

Andreas Koch, Technical University of Darmstadt (TU), Germany Andy Pimentel, University of Amsterdam, The Netherlands

VIII Organization

António Ferrari, University of Aveiro, Portugal

Bernard Poitier, University of West Brittany (UBO), France

Carl Ebeling, University of Washington, USA

Eduardo Marques, University of São Paulo, Brazil

George Constantinides, Imperial College, UK

Hideharu Amano, Keio University, Japan

Horácio Neto, IST/INESC-ID, Portugal

Jeff Arnold, Strech Inc., USA

Joachim Pistorius, Altera Corp., USA

João M. P. Cardoso, IST/INESC-ID, Portugal

Joon-seok Park, Inha University, Inchon, Republic of South Korea

José Nelson Amaral, University of Alberta, Canada

José Sousa, IST/INESC-ID, Portugal

Juan Carlos de Martin, Politecnico di Torino, Italy

Jürgen Becker, University of Karlsruhe (TH), Germany

Koen Bertels, Delft University of Technology, The Netherlands

Laura Pozzi, University of Lugano (USI), Switzerland

Marco Platzner, University of Paderborn, Germany

Maria-Cristina Marinescu, IBM T. J. Watson Research Center, USA

Markus Weinhardt, PACT XPP Technologies AG, Germany

Mihai Budiu, Microsoft Research, USA

Mladen Berekovic, IMEC vzw, Belgium

Nader Bagherzadeh, University of California Irvine, USA

Oliver Diessel, University of New South Wales, Australia

Paul Chow, University of Toronto, Canada

Pedro C. Diniz, IST/INESC-ID, Portugal

Pedro Trancoso, University of Cyprus, Cyprus

Peter Cheung, Imperial College, UK

Phil James-Roxby, Xilinx Corp., USA

Philip Leong, The Chinese University of Hong Kong,

People's Republic of China

Ranga Vemuri, University of Cincinnati, USA

Reiner Hartenstein, University of Kaiserslautern, Germany

Roger Woods, The Queen's University of Belfast, UK

Roman Hermida, Universidad Complutense, Spain

Russell Tessier, University of Massachusetts, USA

Ryan Kastner, University of California Santa Barbara, USA

Seda Ö. Memik, Northwestern University, USA

Stamatis Vassiliadis, Delft University of Technology, The Netherlands

Stephan Wong, Delft University of Technology, The Netherlands

Tarek El-Ghazawi, The George Washington University, USA

Tim Callahan, Carnegie Mellon University, USA

Tsutomu Sasao, Kyushu Institute of Technology, Japan

Walid Najjar, University of California Riverside, USA

Wayne Luk, Imperial College, UK

Additional Reviewers

Akira Hatanaka, University of California Irvine, USA

Alastair Smith, Imperial College, UK

António Roldão Lopes, Imperial College, UK

Betul Buyukkurt, University of California Riverside, USA

Bhishek Mitra, University of California Riverside, USA

Denis F. Wolf, ICMC/USP, Brazil

Esam El-Araby, The George Washington University, USA

Eoin Malins, The Queen's University of Belfast, UK

Florian-Wolfgang Stock, PACT XPP Technologies AG, Germany

Holger Lange, Technical University of Darmstadt, Germany

Ivan Gonzalez, The George Washington University, USA

Jason Villareal, University of California Riverside, USA

João Bispo, INESC-ID, Portugal

John McAllister, The Queen's University of Belfast, UK

Jonathan Clarke, Imperial College, UK

Jorge Luiz e Silva, ICMC/USP, Brazil

José Arnaldo de Holanda, ICMC/USP, Brazil

Jun Ho Bahn, University of California Irvine, USA

Kazuaki Tanaka, Kyushu Institute of Technology, Japan

Kieron Turkington, Imperial College, UK

Lih Wen Koh, University of New South Wales Asia, Singapore

Marcio Merino Fernandes, UNIMEP, Brazil

Mário Véstias, ISEL/INESC-ID, Portugal

Mohamed Taher, The George Washington University, USA

Nikolaos Vassiliadis, Aristotle University of Thessaloniki, Greece

Rafael Peron, ICMC/USP, Brazil

Ricardo Menotti, ICMC/USP, Brazil

Scott Fischaber, The Queen's University of Belfast, UK

Shannon Koh, University of New South Wales Asia, Singapore

Shinobu Nagayama, Kyushu Institute of Technology, Japan

Su-Shin Ang, Imperial College, UK

Syed Murtaza, University of Amsterdam, The Netherlands

Vanderlei Bonato, ICMC/USP, Brazil

Yasunori Osana, Keiko University, Japan

Yukihiro Iguchi, Kyushu Institute of Technology, Japan

Zhi Guo, University of California Riverside, USA

Sponsoring Institutions

USP - Universidade de São Paulo

CAPES - Coordenação de Aperfeiçoamento de Pessoal de Nível Superior

Table of Contents

Architectures [Regular Papers]	
Architectural Exploration of the ADRES Coarse-Grained Reconfigurable Array	1
Frank Bouwens, Mladen Berekovic, Andreas Kanstein, and Georgi Gaydadjiev	
A Configurable Multi-ported Register File Architecture for Soft Processor Cores	14
MT-ADRES: Multithreading on Coarse-Grained Reconfigurable	
Architecture	26
Asynchronous ARM Processor Employing an Adaptive Pipeline	
Architecture	39
Partially Reconfigurable Point-to-Point Interconnects in Virtex-II Pro	40
FPGAs	49
Systematic Customization of On-Chip Crossbar Interconnects Jae Young Hur, Todor Stefanov, Stephan Wong, and Stamatis Vassiliadis	61
Authentication of FPGA Bitstreams: Why and How	73
Architectures [Short Papers]	
Design of a Reversible PLD Architecture	85
Designing Heterogeneous FPGAs with Multiple SBs	91
Mapping Techniques and Tools [Regular Papers]	
Partial Data Reuse for Windowing Computations: Performance	
Modeling for FPGA Implementations	97

Optimized Generation of Memory Structure in Compiling Window Operations onto Reconfigurable Hardware Yazhuo Dong, Yong Dou, and Jie Zhou	110
Adapting and Automating XILINX's Partial Reconfiguration Flow for Multiple Module Implementations	122
A Linear Complexity Algorithm for the Automatic Generation of Convex Multiple Input Multiple Output Instructions	130
Evaluating Variable-Grain Logic Cells Using Heterogeneous Technology Mapping	142
The Implementation of a Coarse-Grained Reconfigurable Architecture with Loop Self-pipelining	155
Hardware/Software Codesign for Embedded Implementation of Neural Networks	167
Synthesis of Regular Expressions Targeting FPGAs: Current Status and Open Issues	179
Mapping Techniques and Tools [Short Papers]	
About the Importance of Operation Grouping Procedures for Multiple Word-Length Architecture Optimizations	191
Arithmetic [Regular Papers]	
Switching Activity Models for Power Estimation in FPGA Multipliers	201
Multiplication over \mathbb{F}_{p^m} on FPGA: A Survey	214

Table of Contents	XIII
A Parallel Version of the Itoh-Tsujii Multiplicative Inversion Algorithm	226
A Fast Finite Field Multiplier	238
Applications [Regular Papers]	
Combining Flash Memory and FPGAs to Efficiently Implement a Massively Parallel Algorithm for Content-Based Image Retrieval	247
Image Processing Architecture for Local Features Computation Javier Díaz, Eduardo Ros, Sonia Mota, and Richard Carrillo	259
A Compact Shader for FPGA-Based Volume Rendering Accelerators Guenter Knittel	271
Ubiquitous Evolvable Hardware System for Heart Disease Diagnosis Applications	283
FPGA-Accelerated Molecular Dynamics Simulations: An Overview Xiaodong Yang, Shengmei Mou, and Yong Dou	293
Reconfigurable Hardware Acceleration of Canonical Graph Labelling David B. Thomas, Wayne Luk, and Michael Stumpf	302
Reconfigurable Computing for Accelerating Protein Folding Simulations	314
Reconfigurable Parallel Architecture for Genetic Algorithms: Application to the Synthesis of Digital Circuits	326
Applications [Short Papers]	
A Space Variant Mapping Architecture for Reliable Car Segmentation	337

XIV Table of Contents

A Hardware SAT Solver Using Non-chronological Backtracking and Clause Recording Without Overheads	343
Searching the Web with an FPGA Based Search Engine	350
An Acceleration Method for Evolutionary Systems Based on Iterated Prisoner's Dilemma	358
Real Time Architectures for Moving-Objects Tracking	365
Reconfigurable Hardware Evolution Platform for a Spiking Neural Network Robotics Controller	373
Multiple Sequence Alignment Using Reconfigurable Computing Carlos R. Erig Lima, Heitor S. Lopes, Maiko R. Moroz, and Ramon M. Menezes	379
Simulation of the Dynamic Behavior of One-Dimensional Cellular Automata Using Reconfigurable Computing	385
Author Index	391

Author Index

Amagasaki, Motoki 142	Jevtic, Ruzica 201
Armstrong, Nilton B. (Jr.) 314	Kanazawa, Kenji 358
D 1: 0/ 00F	Kanstein, Andreas 1, 26
Benitez, César 385	Kim, Hyun Dong 283
Berekovic, Mladen 1, 26	Kim, Tae Seon 283
Bertels, Koen 130	Knittel, Guenter 271
Beuchat, Jean-Luc 214	
Bispo, João 179	Lee, Chong-Ho 283
Bollman, Dorothy 238 Bouwens, Frank 1	Lee, Hanho 283
Bouwens, Frank 1	Lee, Jae-Jin 85
Caffarena, Gabriel 201	Lee, Je-Hoon 39
Cardoso, João M.P. 179	Lee, Seung-Sook 39
Carreras, Carlos 201	Lee, Yong-Min 283
Carrillo, Richard 259, 337	Lima, Carlos R. Erig 314, 326, 379, 385
Chikhi, Rayan 247	Luk, Wayne 302
Cho, Kyoung-Rok 39	Luk, Wayne 502
Choi, Chang-Seok 283	Madsen, Jan 26
Cichaczewski, Ederson 326	Maher, John 373
Cruz-Cortés, Nareli 226	Mamagkakis, Stelios 91
,	Maruyama, Tsutomu 358
Derrien, Steven 247	Matsuyama, Kazunori 142
Díaz, Javier 259, 337, 365	McElroy, Ciarán 350
Diniz, Pedro C. 97	McGettrick, Séamas 350
Dong, Yazhuo 110	McGinley, Brian 373
Dou, Yong 110, 155, 293	Ménard, Daniel 191
Drimer, Saar 73	Menezes, Ramon M. 379
	Min, Chul Hong 283
Ferlin, Edson P. 326	Miyoshi, Takanori 214 Morales-Luna, Guillermo 226
Ferrer, Edgar 238	Morales-Luna, Guillermo 226 Moreno, Oscar 238
	Morgan, Fearghal 373
Galuzzi, Carlo 130	Moroz, Maiko R. 379
Gauffriau, Adrien 167	Mota, Sonia 259, 337
Gaydadjiev, Georgi 1	Mou, Shengmei 293
Geraghty, Dermot 350	
Girau, Bernard 167	Nakanishi, Masaki 343
TT () TT 1 101	Nakashima, Yasuhiko 343
Hervé, Nicolas 191	Nakayama, Hideaki 142
Hiramoto, Shinya 343	Naous, Rawan 14
Hur, Jae Young 49, 61	Noumsi, Auguste 247
Hwang, Dong-Guk 85	Ohle Veshikem 250
Hwang, Seung-Gon 283	Ohke, Yoshiharu 358 Okamoto, Eiji 214
Iida, Masahiro 142	Oyama, Yoshihito 214
iida, Masaiiii0 142	Oyama, 10smmto 214

Park, Jae-Hyun 283 Park, Joonseok 97

Quinton, Patrice 247

Rocke, Patrick 373 Rodriguez, Rafael 337 Rodríguez-Henríquez, Francisco 226 Ros, Eduardo 259, 337, 365

Saghir, Mazen A.R. 14 Saqib, Nazar A. 226 Scholz, Rainer 122 Sentieys, Olivier 191 Siozios, Kostas 91 Song, Gi-Yong 85 Soudris, Dimitrios 91 Sourdis, Ioannis 179 Stefanov, Todor 61 Stumpf, Michael 302 Sueyoshi, Toshinori 142 Thanailakis, Antonios 91 Thomas, David B. 302 Tomasi, Matteo 365 Torres-Huitzil, Cesar 167

Vassiliadis, Stamatis 49, 61, 130, 179

Weinert, Wagner R. 385 Wong, Stephan 49, 61 Wu, Guiming 155 Wu, Kehuai 26

Xu, Jinhui 155

Yamaguchi, Ryoichi 142 Yamaguchi, Yoshiki 358 Yamashita, Shigeru 343 Yang, Xiaodong 293

Zhou, Jie 110