Abstract
This paper presents an alternative approach for multiple word-length architecture synthesis and optimization. It is based on an iterative refinement process on operation grouping, word-length assignment and high-level synthesis. The focus is on the sub-problem of operation grouping before word-length assignment, and within iterations. Two algorithms are proposed and first results show the interest of the approach and invite for more investigations in iterative grouping procedures.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Constantinides, G.A., Cheung, P.Y.K., Luk, W.: Optimum and heuristic synthesis of multiple word-length architectures. IEEE Trans. on Very Large Scale Integr. Syst. 13(1), 39–57 (2005)
Cmar, R., et al.: A Methodology and Design Environment for DSP ASIC Fixed Point Refinement. In: Design Automation and Test in Europe Conf., pp. 271–276 (1999)
Constantinides, G.A., Woeginger, G.J.: The Complexity of Multiple Wordlength Assignment. Applied Mathematics Letters 15(2), 137–140 (2002)
Cantin, M.-A., Savaria, Y., Lavoie, P.: A comparison of automatic word length optimization procedures. In: IEEE Symp. on Circuits and Systems, vol. 2, May 2002, pp. 612–615. IEEE Computer Society Press, Los Alamitos (2002)
Choi, J.-I., Jun, H.-S., Hwang, S.-Y.: Efficient hardware optimisation algorithm for fixed point digital signal processing asic design. Electronics Letters 32(11), 992–994 (1996)
Wadekar, S., Parker, A.: Accuracy Sensitive Word-Length Selection for Algorithm Optimization. In: IEEE/ACM Conf. on Computer Design, pp. 54–61. ACM Press, New York (1998)
Xu, J., Cong, J., Cheng, X.: Lower-bound estimation for multi-bitwidth scheduling. In: IEEE Symp. on Circuits and Systems, pp. 696–699. IEEE Computer Society Press, Los Alamitos (2005)
Kum, K., Sung, W.: Combined Word-Length Optimization and High-level Synthesis of Digital Signal Processing Systems. In: IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, August 2001, pp. 921–930. IEEE Computer Society Press, Los Alamitos (2001)
Caffarena, G., Constantinides, G., Cheung, P., et al.: Optimal Combined Word-Length Allocation and Architectural Synthesis of Digital Signal Processing Circuits. IEEE Trans. on Circuits and Systems 53(2), 339–343 (2006)
Constantinides, G.A., Cheung, P.Y.K., Luk, W.: Synthesis and Optimization of DSP Algorithms. Kluwer Academic Publishers, Dordrecht (2004)
Hervé, N., Ménard, D., Sentieys, O.: Data wordlength optimization for FPGA synthesis. In: IEEE Workshop on Signal Processing Systems, pp. 623–628. IEEE Computer Society Press, Los Alamitos (2005)
Glover, F.W., Kochenberger, G.A.: Handbook of Metaheuristics. Springer, Heidelberg (Jan. 2003)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer Berlin Heidelberg
About this paper
Cite this paper
Hervé, N., Ménard, D., Sentieys, O. (2007). About the Importance of Operation Grouping Procedures for Multiple Word-Length Architecture Optimizations. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2007. Lecture Notes in Computer Science, vol 4419. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-71431-6_18
Download citation
DOI: https://doi.org/10.1007/978-3-540-71431-6_18
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-71430-9
Online ISBN: 978-3-540-71431-6
eBook Packages: Computer ScienceComputer Science (R0)