Abstract
As multi-processor system-on-chip (MPSoC) has become an effective solution to ever-increasing design complexity of modern embedded systems, fast and accurate HW/SW cosimulation of such system becomes more important to explore wide design space of communication architecture. Recently we have proposed the trace-driven virtual synchronization technique to boost the cosimulation speed while accuracy is almost preserved, where simulation of communication architectures is separated from simulation of the processing components. This paper proposes two methods of simulation modeling of communication architectures in the trace-driven virtual synchronization framework: SystemC modeling and C modeling. SystemC modeling gives better extensibility and accuracy but lower performance than C modeling as confirmed by experimental results. Fast reconfiguration of communication architecture is available in both methods to enable efficient design space exploration.
This work was supported by Brain Korea 21 project, SystemIC 2010 project funded by Korean MOCIE, and Samsung Electronics. This work was also partly sponsored by ETRI SoC Industry Promotion Center, Human Resource Development Project for IT SoC Architect. The ICT and ISRC at Seoul National University and IDEC provide research facilities for this study.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Uhlig, R., Mudge, T.: Trace-Driven Memory Simulation: A Survey. ACM Computing Surveys 29(2) (1997)
Kim, D., Yi, Y., Ha, S.: Trace-Driven HW/SW cosimulation using virtual synchronization technique. In: DAC. Proc. Design Automation Conference (2005)
SystemC initiative, http://www.systemc.org
Lahiri, K., Raghunathan, A., Dey, S.: System-level performance analysis for designing on-chip communication architectures. IEEE Transactions on CAD of Integrated Circuits and Systems 20(6), 768–783 (2001)
Baghdadi, A., Zergainoh, N., Cesario, W.O., Jerraya, A.A.: Combining a performance estimation methodology with a hardware/software codesign flow supporting multiprocessor systems. IEEE Transactions on Software Engineering 28(9), 822–831 (2002)
Pasricha, S., Dutt, N., Ben-Romdhane, M.: Fast exploration of bus-based on-chip communication architectures. CODES+ISSS (2004)
Schirner, G., Dömer, R.: Accurate yet fast modeling of real-time communication. CODES+ISSS (2006)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Oh, T., Yi, Y., Ha, S. (2007). Communication Architecture Simulation on the Virtual Synchronization Framework. In: Vassiliadis, S., Bereković, M., Hämäläinen, T.D. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2007. Lecture Notes in Computer Science, vol 4599. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-73625-7_3
Download citation
DOI: https://doi.org/10.1007/978-3-540-73625-7_3
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-73622-6
Online ISBN: 978-3-540-73625-7
eBook Packages: Computer ScienceComputer Science (R0)