Skip to main content

Runtime Performance Projection Model for Dynamic Power Management

  • Conference paper
Advances in Computer Systems Architecture (ACSAC 2007)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4697))

Included in the following conference series:

Abstract

In this paper, a runtime performance projection model for dynamic power management is proposed. The model is built as a first-order linear equation using a linear regression model. It could be used to estimate performance impact from different p-states (voltage-frequency pairs). Workload behavior is monitored dynamically for a program region of 100M instructions using hardware performance monitoring counters (PMCs), and performance for the next region is estimated using the proposed model. For each 100M-instructions interval, the performance of all processor p-states is estimated and the lowest frequency is selected within specified performance constraints. The selected frequency is set with a low-overhead DVFS-based (dynamic voltage-frequency scaling) p-state changing mechanism for the next program region. We evaluate the performance degradation and the amount of energy saving of our dynamic power management scheme using the proposed projection model for SPEC CPU2000 benchmark on a Pentium M platform. We measure the execution time and energy consumption for 4 specified constraints – 10%, 20%, 40%, 80%, on the maximum allowed performance degradation. The result shows that our dynamic management scheme saves energy consumption by 3%, 18%, 38% and 48% with a performance degradation of 3%, 19%, 45% and 79% under 10%,20%,40% and 80% constraints, respectively.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Choi, K., Cheng, W., Pedram, M.: Frame-based Dynamic Voltage and Frequency Scaling for an MPEG Player. Journal of Low Power Electronics 1(1), 27–43 (2005)

    Article  Google Scholar 

  2. Contreras, G., Martonosi, M.: Power Prediction for Intel XScale Processors Using Performance Monitoring Unit Events. In: ISLPED 2005. International Symposium on Low Power Electronics and Design (August 2005)

    Google Scholar 

  3. Intel Corp.: IA-32 Intel Architecture Software Developer’s Manua: vol. 3 System Programming Guide (2005)

    Google Scholar 

  4. Intel Corp.: Enhanced Intel SpeedStep ® Technology and Demand-Based Switching on Linux, http://www.intel.com/cd/ids/developer/asmo-na/eng/195910.htm?prn=Y

  5. Isci, C., Martonosi, M., Buyuktosunoglu, A.: Long-term Workload Phases: Duration Predictions and Applications to DVFS. IEEE MICRO. 25 (2005)

    Google Scholar 

  6. Isci, C., Martonosi, M.: Phase Characterization for Power: Evaluating Control-Flow-Based and Event-Counter-Based Techniques. In: Proceedings of 12th International Symposium on High-Performance Computer Architecture (HPCA-12) (Feburary 2006)

    Google Scholar 

  7. Isci, C., Contreras, G., Martonosi, M.: Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management. In: MICRO-39. Proceedings of the 39th International Symposium on Microarchitecture (December 2006)

    Google Scholar 

  8. Nienhuser, D.: Power Management Guide, http://www.gentoo.org/doc/en/power-management-guide.xml

  9. Poellabauer, C., Zhang, T., Pande, S., Schwan, K.: An Efficient Frequency Scaling Approach for Energy-Aware Embedded Real-Time Systems. In: Beigl, M., Lukowicz, P. (eds.) ARCS 2005. LNCS, vol. 3432, Springer, Heidelberg (2005)

    Google Scholar 

  10. Rajamani, K., Hanson, H., Rubio, J., Ghiasi, S., Rawson, F.: Online Power and Performance Estimation for Dynamic Power Management. IBM Technical Report RC24007, IBM Research (July 2006)

    Google Scholar 

  11. Rajamani, K., Hanson, H., Rubio, J., Ghiasi, S., Rawson, F.: Application-Aware Power Management. In: IISWC-2006. IEEE International Symposium on Workload Characterization, IEEE Computer Society Press, Los Alamitos (2006)

    Google Scholar 

  12. Sazeides, Y., Kumar, R., Tullsen, D., Constantinou, T.: The Danger of Interval-Based Power Efficiency Metrics: When Worst Is Best. IEEE Computer Architecture Letters 4 (January 2005)

    Google Scholar 

  13. Seber, G., Lee, A.: Linear Regression Analysis. Wiley-Interscience, Chichester (2003)

    MATH  Google Scholar 

  14. Sprunt, B.: Pentium 4 Performance-Monitoring Features. IEEE MICRO 22(4) (2002)

    Google Scholar 

  15. Wu, Q., Reddi, V., Lee, J., Connors, D., Brooks, D., Martonosi, M., Clark, D.: Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance. In: MICRO-38. Proceedings of the 38th International Symposium on Microarchitecture (November 2005)

    Google Scholar 

  16. Zhu, Z., Zhang, X.: Look-ahead Architecture Adaptation to Reduce Processor Power Consumption. IEEE MICRO 25(4) (2005)

    Google Scholar 

  17. Advanced Configuration and Power Interface Specification 3.0, http://www.acpi.info

Download references

Author information

Authors and Affiliations

Authors

Editor information

Lynn Choi Yunheung Paek Sangyeun Cho

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Lee, SJ., Lee, HK., Yew, PC. (2007). Runtime Performance Projection Model for Dynamic Power Management. In: Choi, L., Paek, Y., Cho, S. (eds) Advances in Computer Systems Architecture. ACSAC 2007. Lecture Notes in Computer Science, vol 4697. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74309-5_19

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-74309-5_19

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-74308-8

  • Online ISBN: 978-3-540-74309-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics