Abstract
Assigning computational elements to low supply voltages can reduce dynamic power dissipation, but increase execution delays. The problem of reducing dynamic power consumption by assigning low supply voltages to computational elements off critical paths is NP-hard in general. It has been addressed in the case of combinational designs. It becomes more difficult in the case of clocked sequential designs since critical paths are defined relative to the position of registers. By repositioning some registers, some computational elements could be moved from critical paths, and hence their supply voltages can be scaled down. In this paper, we propose a polynomial time algorithm to determine solutions to this problem in the case of clocked sequential designs. Experimental results have shown that the proposed algorithm is able to significantly reduce dynamic power dissipation.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Benini, L., Macii, E., De Micheli, G.: Designing Low Power Circuits: Practical Recipes. IEEE Circuit and System Magazine 1(1), 6–25 (2001)
Raghunathan, A., et al.: High-Level Power Analysis and Optimization. Kluwer, Norwell, MA (1997)
Usami, K., Horowitz, M.: Clustered voltage scaling technique for low-power design. In: Proceedings of Int. Workshop on Low Power Design, pp. 3–8 (1995)
Usami, K., et al.: Automated low power technique exploiting multiple supply voltages applied to a media processor. IEEE Journal of Solid-State Circuits 33(3), 463–472 (1998)
Pering, T., Burd, T.D., Brodersen, R.W.: Voltage scheduling in the IpARM microprocessor system. In: Proceedings of Int. Symp. on Low Power Electron, Design, pp. 96–101 (2000)
Chabini, N., Chabini, I., Aboulhamid, E.-M., Savaria, Y.: Unification of basic retiming and supply voltage scaling to minimize dynamic power consumption for synchronous digital designs. In: Proc. Great Lakes Symp. on VLSI, Washington, DC, pp. 221–224 (2003)
Chang, J., Pedram, M.: Energy Minimization Using Multiple Supply Voltages. IEEE Transactions on Very Large Scale Integration Systems 5(4), 436–443 (1997)
Leiserson, C.E, Saxe, J.B.: Retiming Synchronous Circuitry. Algorithmica, 5–35 (1991)
Sheikh, F., Kuehlmann, A., Keutzer, K.: Minimum-power retiming for dual-supply CMOS circuits. In: Proceedings of the 8th ACM/IEEE Workshop on Timing issues in the specification and synthesis of digital systems, pp. 43–49. IEEE Computer Society Press, Los Alamitos (2002)
Cormen, T.H., Leiserson, C.E., Rivest, R.L.: Introduction to Algorithms. McGraw-Hill, New York (1990)
De Micheli, G.: Synthesis and Optimization of Digital Circuits. McGraw-Hill, Inc., New York (1994)
Boyer, F.-R., Aboulhamid, E.-M., Savaria, Y., Boyer, M.: Optimal design of synchronous circuits using software pipelining techniques. ACM Trans. Design Autom. Electr. Syst. 6(4), 516–532 (2001)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Chabini, N. (2007). A Heuristic for Reducing Dynamic Power Dissipation in Clocked Sequential Designs. In: Azémard, N., Svensson, L. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2007. Lecture Notes in Computer Science, vol 4644. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74442-9_7
Download citation
DOI: https://doi.org/10.1007/978-3-540-74442-9_7
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-74441-2
Online ISBN: 978-3-540-74442-9
eBook Packages: Computer ScienceComputer Science (R0)