Abstract
Fault Tolerance is an increasing challenge for integrated circuits due to semiconductor technology scaling. This paper looks at how artificial evolution may be tuned to the creation of novel redundancy structures which may be applied to meet this challenge. An experimental setup and results for creating “useful” redundant structures is presented.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
ITRS: Int. techn. roadmap for semiconductors. Technical report, ITRS (2005)
Xilinx: Xilinx virtex 5 overview, http://www.xilinx.com/virtex5
Lala, P.K.: Self-Checking and Fault Tolerant Digital Design. Morgan Kaufmann Publishers, San Francisco (2001)
Eiben, A.E., Smith, J.E.: Introduction to Evolutionary Computing. Springer, Heidelberg (2003)
Higuchi, T., Niwa, T., Tanaka, T., Iba, H., de Garis, H., Furuya, T.: Evolving hardware with genetic learning: a first step towards building a darwin machine. In: Proc. Int. Conf. From animals to animats: simulation of adaptive behavior, pp. 417–424 (1993)
Hemmi, H., Mizoguchi, J., Shimohara, K.: Development and evolution of hardware behaviors. In: Artificial Life IV: Proc. 4th Int. Workshop Synthesis Simulation Living Syst., pp. 371–376. MIT Press, Cambridge (1994)
Miller, J.F.: Evolving a self-repairing, self-regulating, french flag organism. In: Deb, K., et al. (eds.) GECCO 2004. LNCS, pp. 129–139. Springer, Heidelberg (2004)
Hartmann, M., Haddow, P.C.: Evolution of fault-tolerant and noise-robust digital designs. IEE Proc. - Computers and Digital Techniques 151(4), 287–294 (2004)
Haddow, P.C., Hartmann, M., Djupdal, A.: Addressing the metric challange: Evolved versus traditional fault tolerant circuits. In: Adaptive Hardware and Systems (2007)
Djupdal, A., Haddow, P.C.: Evolving redundant structures for reliable circuits – lessons learned. In: Adaptive Hardware and Systems (2007)
Miller, J.F., Job, D., Vassilev, V.K.: Principles in the evolutionary design of digital circuits  part i. Journal of Genetic Programming and Evolvable Machines 1(1), 8–35 (2000)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Djupdal, A., Haddow, P.C. (2007). Evolving and Analysing “Useful” Redundant Logic. In: Kang, L., Liu, Y., Zeng, S. (eds) Evolvable Systems: From Biology to Hardware. ICES 2007. Lecture Notes in Computer Science, vol 4684. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74626-3_24
Download citation
DOI: https://doi.org/10.1007/978-3-540-74626-3_24
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-74625-6
Online ISBN: 978-3-540-74626-3
eBook Packages: Computer ScienceComputer Science (R0)