Skip to main content

Performance and Complexity Analysis of Credit-Based End-to-End Flow Control in Network-on-Chip

  • Conference paper
Parallel and Distributed Processing and Applications (ISPA 2007)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4742))

  • 837 Accesses

Abstract

Network-on-Chip is an alternative paradigm to improve communication bandwidth compared to bus-based communication, and its performance degrades if there is no effective flow control method., Heterogeneous networks with very slow processing elements (PEs) especially need a flow control mechanism at the transport layer to prevent too much packet injection. In this paper, a credit-based end-to-end flow control (CB-EEFC) is implemented to control the network latency at high traffic loads. Simulation in mesh networks shows improved performance in latency and 0.5% up to 3% saturated throughput decrease with the CB-EEFC method. RTL gate level simulation shows that a network interface using CB-EEFC brings about a 31.4% increase in complexity compared to a network interface without CB-EEFC.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Benini, L., et al.: Networks on chips: A New SoC Paradigm. Computer 35, 70–78 (2002)

    Article  Google Scholar 

  2. Henkel, J., et al.: On-chip Networks: A Scalable, Communication-Centric Embedded System Design Paradigm. VLSI Design, pp. 845–851 (2004)

    Google Scholar 

  3. Dally, W., et al.: Route packets, not wires: On-chip interconnection networks. In: Proc. DAC (June 2001)

    Google Scholar 

  4. Jalabert, A., et al.: XpipesCompiler: A Tool for Instantiating Application Specific Networks on Chip. In: Proc. DATE (March 2004)

    Google Scholar 

  5. Zeferino, C.A., et al.: Paris: A Parameterizable Interconnect Switch for Networks-on-Chip. In: Proc. Symp. on IC and Systems Design (2004)

    Google Scholar 

  6. Radulescu, A., et al.: An Efficient On Chip NI Offering Guaranteed Services, shared-memory abstraction, and flexible network configuration. IEEE Trans. on CAD of ICs and Systems 24(1) (2005)

    Google Scholar 

  7. Iren, S., et al.: The Transport Layer: Tutorial and Survey. ACM Computing Surveys 31(4) (December 1999)

    Google Scholar 

  8. Arthurs, E., et al.: Theoretical Performance Analysis of Sliding Window Flow Control. IEEE Journal of Selected Areas In Communications SAC-1(5) (November 1983)

    Google Scholar 

  9. Micheli, G.D., et al.: Networks on Chip. Morgan Kaufmann, San Francisco (2006)

    Google Scholar 

  10. OCP International Partnership: Open Core Protocol Specification. 2.0 Release Candidate (2003)

    Google Scholar 

  11. Dally, W., et al.: Principles and Practices of Interconnection Networks. Morgan Kaufmann, San Francisco (2004)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Ivan Stojmenovic Ruppa K. Thulasiram Laurence T. Yang Weijia Jia Minyi Guo Rodrigo Fernandes de Mello

Rights and permissions

Reprints and permissions

Copyright information

© 2007 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Noh, S., Kim, D., Ngo, VD., Choi, HW. (2007). Performance and Complexity Analysis of Credit-Based End-to-End Flow Control in Network-on-Chip. In: Stojmenovic, I., Thulasiram, R.K., Yang, L.T., Jia, W., Guo, M., de Mello, R.F. (eds) Parallel and Distributed Processing and Applications. ISPA 2007. Lecture Notes in Computer Science, vol 4742. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74742-0_26

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-74742-0_26

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-74741-3

  • Online ISBN: 978-3-540-74742-0

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics