Abstract
The paper proposes a low density parity check (LDPC) code design system to facilitate the design of communication systems using LDPC codes for error correction. The proposed LDPC code design system has three advantages (utilization of MOGA to search codes, speed enhancement achieved through parallelization and FPGAs, and employment of more precise simulation models) and solves problems encountered when LDPC codes are used in practical applications. Preliminary evaluation results for the proposed system are presented, which demonstrate that the system can function successfully.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Gallager, R.: Low-Density Parity-Check Codes. MIT Press, Cambridge (1963)
Mackay, D., Neal, R.M.: Near shannon limit performance of low density parity check codes. Electron Lett. 32(18), 1645–1646 (1996)
Lin, S., Costello, J.D.: Error Control Coding, 2nd edn. PEARSON Prentice Hall (2004)
Shannon, C.E., Weaver, W.: The Mathematical Theory of Communication. University of Illinois Press (1963)
Seki, K., Itabashi, T., Higuchi, T., Kasai, Y., Takahashi, E.: Performance evaluation of low latency LDPC code. Technical report, IEEE P802.3an July 2004 Plenary (2004)
Coello, C.C.: A comprehensible survey of evolutionary -based multi-objective optimization techniques. Knowledge and Information Systems 1(3), 269–308 (1999)
Goldberg, D.E.: Genetic Algorithms in Search, Optimization, and Machine Learning. Addison-Wesley, Reading (1989)
Cantú-Paz, E.: A summary of research on parallel genetic algorithms. IlliGAL Report 97003, University of Illinois (1997)
Forum, M.P.I.: MPI-2: Extensions to the message-passing interface (2003), http://www.mpi-forum.org
Culler, D.E., Singh, J.P., Gupta, A.: Parallel Computer Archtecture, A Hardware/Software Approach. Morgan Kaufmann, San Francisco (1999)
Goldberg, D.E., Korb, B., Deb, K.: Messy genetic algorithms: Motivation, analysis, and first results. Complex Systems 3, 493–530 (1989)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ishida, Y. et al. (2008). Proposal for LDPC Code Design System Using Multi-Objective Optimization and FPGA-Based Emulation. In: Hornby, G.S., Sekanina, L., Haddow, P.C. (eds) Evolvable Systems: From Biology to Hardware. ICES 2008. Lecture Notes in Computer Science, vol 5216. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-85857-7_21
Download citation
DOI: https://doi.org/10.1007/978-3-540-85857-7_21
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-85856-0
Online ISBN: 978-3-540-85857-7
eBook Packages: Computer ScienceComputer Science (R0)